Loading...
Searching...
No Matches
Go to the documentation of this file.
19#define ARM_PPI_ID_OVERFLOW_INTERRUPT_FROM_CNTP 30
20#define ARM_PPI_ID_OVERFLOW_INTERRUPT_FROM_CNTPS 29
21#define ARM_PPI_ID_OVERFLOW_INTERRUPT_FROM_CNTHV 28
22#define ARM_PPI_ID_OVERFLOW_INTERRUPT_FROM_CNTV 27
23#define ARM_PPI_ID_OVERFLOW_INTERRUPT_FROM_CNTHP 26
24#define ARM_PPI_ID_GIC_MAINTENANCE_INTERRUPT 25
25#define ARM_PPI_ID_CTIIRQ 24
26#define ARM_PPI_ID_PERFORMANCE_MONITORS_INTERRUPT 23
27#define ARM_PPI_ID_COMMIRQ 22
28#define ARM_PPI_ID_PMBIRQ 21
29#define ARM_PPI_ID_CNTHPS 20
30#define ARM_PPI_ID_CNTHVS 19
35#define ARM_PPI_ID_MAX 31
36#define ARM_PPI_ID_MIN 16
37#define ARM_PPI_ID_EXTENDED_MAX 1119
38#define ARM_PPI_ID_EXTENDED_MIN 1056