TianoCore EDK2 master
Loading...
Searching...
No Matches
MSR_BROADWELL_IA32_PERF_GLOBAL_STATUS_REGISTER Union Reference

#include <MdePkg/Include/Register/Intel/Msr/BroadwellMsr.h>

Data Fields

struct {
   UINT32   Ovf_PMC0: 1
 
   UINT32   Ovf_PMC1: 1
 
   UINT32   Ovf_PMC2: 1
 
   UINT32   Ovf_PMC3: 1
 
   UINT32   Reserved1: 28
 
   UINT32   Ovf_FixedCtr0: 1
 
   UINT32   Ovf_FixedCtr1: 1
 
   UINT32   Ovf_FixedCtr2: 1
 
   UINT32   Reserved2: 20
 
   UINT32   Trace_ToPA_PMI: 1
 
   UINT32   Reserved3: 5
 
   UINT32   Ovf_Uncore: 1
 
   UINT32   OvfBuf: 1
 
   UINT32   CondChgd: 1
 
Bits
 
UINT64 Uint64
 

Detailed Description

MSR information returned for MSR index MSR_BROADWELL_IA32_PERF_GLOBAL_STATUS

Definition at line 66 of file BroadwellMsr.h.

Field Documentation

◆ 

struct { ... } MSR_BROADWELL_IA32_PERF_GLOBAL_STATUS_REGISTER::Bits

Individual bit fields

◆ CondChgd

UINT32 MSR_BROADWELL_IA32_PERF_GLOBAL_STATUS_REGISTER::CondChgd

[Bit 63] CondChgd.

Definition at line 118 of file BroadwellMsr.h.

◆ Ovf_FixedCtr0

UINT32 MSR_BROADWELL_IA32_PERF_GLOBAL_STATUS_REGISTER::Ovf_FixedCtr0

[Bit 32] Ovf_FixedCtr0.

Definition at line 91 of file BroadwellMsr.h.

◆ Ovf_FixedCtr1

UINT32 MSR_BROADWELL_IA32_PERF_GLOBAL_STATUS_REGISTER::Ovf_FixedCtr1

[Bit 33] Ovf_FixedCtr1.

Definition at line 95 of file BroadwellMsr.h.

◆ Ovf_FixedCtr2

UINT32 MSR_BROADWELL_IA32_PERF_GLOBAL_STATUS_REGISTER::Ovf_FixedCtr2

[Bit 34] Ovf_FixedCtr2.

Definition at line 99 of file BroadwellMsr.h.

◆ Ovf_PMC0

UINT32 MSR_BROADWELL_IA32_PERF_GLOBAL_STATUS_REGISTER::Ovf_PMC0

[Bit 0] Ovf_PMC0.

Definition at line 74 of file BroadwellMsr.h.

◆ Ovf_PMC1

UINT32 MSR_BROADWELL_IA32_PERF_GLOBAL_STATUS_REGISTER::Ovf_PMC1

[Bit 1] Ovf_PMC1.

Definition at line 78 of file BroadwellMsr.h.

◆ Ovf_PMC2

UINT32 MSR_BROADWELL_IA32_PERF_GLOBAL_STATUS_REGISTER::Ovf_PMC2

[Bit 2] Ovf_PMC2.

Definition at line 82 of file BroadwellMsr.h.

◆ Ovf_PMC3

UINT32 MSR_BROADWELL_IA32_PERF_GLOBAL_STATUS_REGISTER::Ovf_PMC3

[Bit 3] Ovf_PMC3.

Definition at line 86 of file BroadwellMsr.h.

◆ Ovf_Uncore

UINT32 MSR_BROADWELL_IA32_PERF_GLOBAL_STATUS_REGISTER::Ovf_Uncore

[Bit 61] Ovf_Uncore.

Definition at line 110 of file BroadwellMsr.h.

◆ OvfBuf

UINT32 MSR_BROADWELL_IA32_PERF_GLOBAL_STATUS_REGISTER::OvfBuf

[Bit 62] Ovf_BufDSSAVE.

Definition at line 114 of file BroadwellMsr.h.

◆ Reserved1

UINT32 MSR_BROADWELL_IA32_PERF_GLOBAL_STATUS_REGISTER::Reserved1

Definition at line 87 of file BroadwellMsr.h.

◆ Reserved2

UINT32 MSR_BROADWELL_IA32_PERF_GLOBAL_STATUS_REGISTER::Reserved2

Definition at line 100 of file BroadwellMsr.h.

◆ Reserved3

UINT32 MSR_BROADWELL_IA32_PERF_GLOBAL_STATUS_REGISTER::Reserved3

Definition at line 106 of file BroadwellMsr.h.

◆ Trace_ToPA_PMI

UINT32 MSR_BROADWELL_IA32_PERF_GLOBAL_STATUS_REGISTER::Trace_ToPA_PMI

[Bit 55] Trace_ToPA_PMI. See Section 36.2.6.2, "Table of Physical Addresses (ToPA).".

Definition at line 105 of file BroadwellMsr.h.

◆ Uint64

UINT64 MSR_BROADWELL_IA32_PERF_GLOBAL_STATUS_REGISTER::Uint64

All bit fields as a 64-bit value

Definition at line 123 of file BroadwellMsr.h.


The documentation for this union was generated from the following file: