TianoCore EDK2 master
|
#include <MdePkg/Include/Register/Intel/Msr/BroadwellMsr.h>
Data Fields | |
struct { | |
UINT32 Maximum1C: 8 | |
UINT32 Maximum2C: 8 | |
UINT32 Maximum3C: 8 | |
UINT32 Maximum4C: 8 | |
UINT32 Maximum5C: 8 | |
UINT32 Maximum6C: 8 | |
UINT32 Reserved: 16 | |
} | Bits |
UINT64 | Uint64 |
MSR information returned for MSR index MSR_BROADWELL_TURBO_RATIO_LIMIT
Definition at line 236 of file BroadwellMsr.h.
struct { ... } MSR_BROADWELL_TURBO_RATIO_LIMIT_REGISTER::Bits |
Individual bit fields
UINT32 MSR_BROADWELL_TURBO_RATIO_LIMIT_REGISTER::Maximum1C |
[Bits 7:0] Package. Maximum Ratio Limit for 1C Maximum turbo ratio limit of 1 core active.
Definition at line 245 of file BroadwellMsr.h.
UINT32 MSR_BROADWELL_TURBO_RATIO_LIMIT_REGISTER::Maximum2C |
[Bits 15:8] Package. Maximum Ratio Limit for 2C Maximum turbo ratio limit of 2 core active.
Definition at line 250 of file BroadwellMsr.h.
UINT32 MSR_BROADWELL_TURBO_RATIO_LIMIT_REGISTER::Maximum3C |
[Bits 23:16] Package. Maximum Ratio Limit for 3C Maximum turbo ratio limit of 3 core active.
Definition at line 255 of file BroadwellMsr.h.
UINT32 MSR_BROADWELL_TURBO_RATIO_LIMIT_REGISTER::Maximum4C |
[Bits 31:24] Package. Maximum Ratio Limit for 4C Maximum turbo ratio limit of 4 core active.
Definition at line 260 of file BroadwellMsr.h.
UINT32 MSR_BROADWELL_TURBO_RATIO_LIMIT_REGISTER::Maximum5C |
[Bits 39:32] Package. Maximum Ratio Limit for 5C Maximum turbo ratio limit of 5core active.
Definition at line 265 of file BroadwellMsr.h.
UINT32 MSR_BROADWELL_TURBO_RATIO_LIMIT_REGISTER::Maximum6C |
[Bits 47:40] Package. Maximum Ratio Limit for 6C Maximum turbo ratio limit of 6core active.
Definition at line 270 of file BroadwellMsr.h.
UINT32 MSR_BROADWELL_TURBO_RATIO_LIMIT_REGISTER::Reserved |
Definition at line 271 of file BroadwellMsr.h.
UINT64 MSR_BROADWELL_TURBO_RATIO_LIMIT_REGISTER::Uint64 |
All bit fields as a 64-bit value
Definition at line 276 of file BroadwellMsr.h.