TianoCore EDK2 master
Loading...
Searching...
No Matches
MSR_IA32_HWP_CAPABILITIES_REGISTER Union Reference

#include <MdePkg/Include/Register/Intel/ArchitecturalMsr.h>

Data Fields

struct {
   UINT32   Highest_Performance: 8
 
   UINT32   Guaranteed_Performance: 8
 
   UINT32   Most_Efficient_Performance: 8
 
   UINT32   Lowest_Performance: 8
 
   UINT32   Reserved: 32
 
Bits
 
UINT32 Uint32
 
UINT64 Uint64
 

Detailed Description

MSR information returned for MSR index MSR_IA32_HWP_CAPABILITIES

Definition at line 4942 of file ArchitecturalMsr.h.

Field Documentation

◆ 

struct { ... } MSR_IA32_HWP_CAPABILITIES_REGISTER::Bits

Individual bit fields

◆ Guaranteed_Performance

UINT32 MSR_IA32_HWP_CAPABILITIES_REGISTER::Guaranteed_Performance

[Bits 15:8] Guaranteed_Performance See Section 14.4.3, "HWP Performance Range and Dynamic Capabilities". If CPUID.06H:EAX.[7] = 1.

Definition at line 4956 of file ArchitecturalMsr.h.

◆ Highest_Performance

UINT32 MSR_IA32_HWP_CAPABILITIES_REGISTER::Highest_Performance

[Bits 7:0] Highest_Performance See Section 14.4.3, "HWP Performance Range and Dynamic Capabilities". If CPUID.06H:EAX.[7] = 1.

Definition at line 4951 of file ArchitecturalMsr.h.

◆ Lowest_Performance

UINT32 MSR_IA32_HWP_CAPABILITIES_REGISTER::Lowest_Performance

[Bits 31:24] Lowest_Performance See Section 14.4.3, "HWP Performance Range and Dynamic Capabilities". If CPUID.06H:EAX.[7] = 1.

Definition at line 4966 of file ArchitecturalMsr.h.

◆ Most_Efficient_Performance

UINT32 MSR_IA32_HWP_CAPABILITIES_REGISTER::Most_Efficient_Performance

[Bits 23:16] Most_Efficient_Performance See Section 14.4.3, "HWP Performance Range and Dynamic Capabilities". If CPUID.06H:EAX.[7] = 1.

Definition at line 4961 of file ArchitecturalMsr.h.

◆ Reserved

UINT32 MSR_IA32_HWP_CAPABILITIES_REGISTER::Reserved

Definition at line 4967 of file ArchitecturalMsr.h.

◆ Uint32

UINT32 MSR_IA32_HWP_CAPABILITIES_REGISTER::Uint32

All bit fields as a 32-bit value

Definition at line 4972 of file ArchitecturalMsr.h.

◆ Uint64

UINT64 MSR_IA32_HWP_CAPABILITIES_REGISTER::Uint64

All bit fields as a 64-bit value

Definition at line 4976 of file ArchitecturalMsr.h.


The documentation for this union was generated from the following file: