MSR_IA32_PM_CTL1_REGISTER Union Reference

#include <MdePkg/Include/Register/Intel/ArchitecturalMsr.h>

Data Fields
struct {
UINT32   HDC_Allow_Block: 1
UINT32   Reserved1: 31
UINT32   Reserved2: 32
}	Bits
UINT32	Uint32
UINT64	Uint64

Detailed Description

MSR information returned for MSR index MSR_IA32_PM_CTL1

Definition at line 6261 of file ArchitecturalMsr.h.

Field Documentation

struct { ... } MSR_IA32_PM_CTL1_REGISTER::Bits

Individual bit fields

HDC_Allow_Block

UINT32 MSR_IA32_PM_CTL1_REGISTER::HDC_Allow_Block

[Bit 0] HDC_Allow_Block (R/W) Allow/Block this logical processor for package level HDC control. See Section 14.5.3. If CPUID.06H:EAX.[13] = 1.

Definition at line 6271 of file ArchitecturalMsr.h.

Reserved1

UINT32 MSR_IA32_PM_CTL1_REGISTER::Reserved1

Definition at line 6272 of file ArchitecturalMsr.h.

Reserved2

UINT32 MSR_IA32_PM_CTL1_REGISTER::Reserved2

Definition at line 6273 of file ArchitecturalMsr.h.

Uint32

UINT32 MSR_IA32_PM_CTL1_REGISTER::Uint32

All bit fields as a 32-bit value

Definition at line 6278 of file ArchitecturalMsr.h.

Uint64

UINT64 MSR_IA32_PM_CTL1_REGISTER::Uint64

All bit fields as a 64-bit value

Definition at line 6282 of file ArchitecturalMsr.h.

---

The documentation for this union was generated from the following file:

• MdePkg/Include/Register/Intel/ArchitecturalMsr.h