TianoCore EDK2 master
Loading...
Searching...
No Matches
MSR_IA32_QM_CTR_REGISTER Union Reference

#include <MdePkg/Include/Register/Intel/ArchitecturalMsr.h>

Data Fields

struct {
   UINT32   ResourceMonitoredData: 32
 
   UINT32   ResourceMonitoredDataHi: 30
 
   UINT32   Unavailable: 1
 
   UINT32   Error: 1
 
Bits
 
UINT64 Uint64
 

Detailed Description

MSR information returned for MSR index MSR_IA32_QM_CTR

Definition at line 6013 of file ArchitecturalMsr.h.

Field Documentation

◆ 

struct { ... } MSR_IA32_QM_CTR_REGISTER::Bits

Individual bit fields

◆ Error

UINT32 MSR_IA32_QM_CTR_REGISTER::Error

[Bit 63] Error: If 1, indicates and unsupported RMID or event type was written to IA32_PQR_QM_EVTSEL.

Definition at line 6035 of file ArchitecturalMsr.h.

◆ ResourceMonitoredData

UINT32 MSR_IA32_QM_CTR_REGISTER::ResourceMonitoredData

[Bits 31:0] Resource Monitored Data.

Definition at line 6021 of file ArchitecturalMsr.h.

◆ ResourceMonitoredDataHi

UINT32 MSR_IA32_QM_CTR_REGISTER::ResourceMonitoredDataHi

[Bits 61:32] Resource Monitored Data.

Definition at line 6025 of file ArchitecturalMsr.h.

◆ Uint64

UINT64 MSR_IA32_QM_CTR_REGISTER::Uint64

All bit fields as a 64-bit value

Definition at line 6040 of file ArchitecturalMsr.h.

◆ Unavailable

UINT32 MSR_IA32_QM_CTR_REGISTER::Unavailable

[Bit 62] Unavailable: If 1, indicates data for this RMID is not available or not monitored for this resource or RMID.

Definition at line 6030 of file ArchitecturalMsr.h.


The documentation for this union was generated from the following file: