TianoCore EDK2 master
Loading...
Searching...
No Matches
MSR_IA32_XSS_REGISTER Union Reference

#include <MdePkg/Include/Register/Intel/ArchitecturalMsr.h>

Data Fields

struct {
   UINT32   Reserved1: 8
 
   UINT32   TracePacketConfigurationState: 1
 
   UINT32   Reserved2: 23
 
   UINT32   Reserved3: 32
 
Bits
 
UINT32 Uint32
 
UINT64 Uint64
 

Detailed Description

MSR information returned for MSR index MSR_IA32_XSS

Definition at line 6168 of file ArchitecturalMsr.h.

Field Documentation

◆ 

struct { ... } MSR_IA32_XSS_REGISTER::Bits

Individual bit fields

◆ Reserved1

UINT32 MSR_IA32_XSS_REGISTER::Reserved1

Definition at line 6173 of file ArchitecturalMsr.h.

◆ Reserved2

UINT32 MSR_IA32_XSS_REGISTER::Reserved2

Definition at line 6178 of file ArchitecturalMsr.h.

◆ Reserved3

UINT32 MSR_IA32_XSS_REGISTER::Reserved3

Definition at line 6179 of file ArchitecturalMsr.h.

◆ TracePacketConfigurationState

UINT32 MSR_IA32_XSS_REGISTER::TracePacketConfigurationState

[Bit 8] Trace Packet Configuration State (R/W).

Definition at line 6177 of file ArchitecturalMsr.h.

◆ Uint32

UINT32 MSR_IA32_XSS_REGISTER::Uint32

All bit fields as a 32-bit value

Definition at line 6184 of file ArchitecturalMsr.h.

◆ Uint64

UINT64 MSR_IA32_XSS_REGISTER::Uint64

All bit fields as a 64-bit value

Definition at line 6188 of file ArchitecturalMsr.h.


The documentation for this union was generated from the following file: