|
TianoCore EDK2 master
|
#include <MdePkg/Include/Register/Intel/Msr/IvyBridgeMsr.h>
Data Fields | |
| struct { | |
| UINT32 MAX_NON_TURBO_RATIO: 8 | |
| UINT32 Reserved1: 23 | |
| UINT32 TURBO_ACTIVATION_RATIO_Lock: 1 | |
| UINT32 Reserved2: 32 | |
| } | Bits |
| UINT32 | Uint32 |
| UINT64 | Uint64 |
MSR information returned for MSR index MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO
Definition at line 462 of file IvyBridgeMsr.h.
| struct { ... } MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO_REGISTER::Bits |
Individual bit fields
| UINT32 MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO_REGISTER::MAX_NON_TURBO_RATIO |
[Bits 7:0] MAX_NON_TURBO_RATIO (RW/L) System BIOS can program this field.
Definition at line 471 of file IvyBridgeMsr.h.
| UINT32 MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO_REGISTER::Reserved1 |
Definition at line 472 of file IvyBridgeMsr.h.
| UINT32 MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO_REGISTER::Reserved2 |
Definition at line 478 of file IvyBridgeMsr.h.
| UINT32 MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO_REGISTER::TURBO_ACTIVATION_RATIO_Lock |
[Bit 31] TURBO_ACTIVATION_RATIO_Lock (RW/L) When this bit is set, the content of this register is locked until a reset.
Definition at line 477 of file IvyBridgeMsr.h.
| UINT32 MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO_REGISTER::Uint32 |
All bit fields as a 32-bit value
Definition at line 483 of file IvyBridgeMsr.h.
| UINT64 MSR_IVY_BRIDGE_TURBO_ACTIVATION_RATIO_REGISTER::Uint64 |
All bit fields as a 64-bit value
Definition at line 487 of file IvyBridgeMsr.h.