TianoCore EDK2 master
|
#include <MdePkg/Include/Register/Intel/Msr/Pentium4Msr.h>
Data Fields | |
struct { | |
UINT32 RCNT_SCNT: 1 | |
UINT32 DataErrorCheckingDisable: 1 | |
UINT32 ResponseErrorCheckingDisable: 1 | |
UINT32 AddressRequestErrorCheckingDisable: 1 | |
UINT32 InitiatorMCERR_Disable: 1 | |
UINT32 InternalMCERR_Disable: 1 | |
UINT32 BINIT_DriverDisable: 1 | |
UINT32 Reserved1: 25 | |
UINT32 Reserved2: 32 | |
} | Bits |
UINT32 | Uint32 |
UINT64 | Uint64 |
MSR information returned for MSR index MSR_PENTIUM_4_EBC_SOFT_POWERON
Definition at line 179 of file Pentium4Msr.h.
UINT32 MSR_PENTIUM_4_EBC_SOFT_POWERON_REGISTER::AddressRequestErrorCheckingDisable |
[Bit 3] Address/Request Error Checking Disable (R/W) Set to disable (default); clear to enable.
Definition at line 204 of file Pentium4Msr.h.
UINT32 MSR_PENTIUM_4_EBC_SOFT_POWERON_REGISTER::BINIT_DriverDisable |
[Bit 6] BINIT# Driver Disable (R/W) Set to disable BINIT# driver (default); clear to enable driver.
Definition at line 219 of file Pentium4Msr.h.
struct { ... } MSR_PENTIUM_4_EBC_SOFT_POWERON_REGISTER::Bits |
Individual bit fields
UINT32 MSR_PENTIUM_4_EBC_SOFT_POWERON_REGISTER::DataErrorCheckingDisable |
[Bit 1] Data Error Checking Disable (R/W) Set to disable system data bus parity checking; clear to enable parity checking.
Definition at line 194 of file Pentium4Msr.h.
UINT32 MSR_PENTIUM_4_EBC_SOFT_POWERON_REGISTER::InitiatorMCERR_Disable |
[Bit 4] Initiator MCERR# Disable (R/W) Set to disable MCERR# driving for initiator bus requests (default); clear to enable.
Definition at line 209 of file Pentium4Msr.h.
UINT32 MSR_PENTIUM_4_EBC_SOFT_POWERON_REGISTER::InternalMCERR_Disable |
[Bit 5] Internal MCERR# Disable (R/W) Set to disable MCERR# driving for initiator internal errors (default); clear to enable.
Definition at line 214 of file Pentium4Msr.h.
UINT32 MSR_PENTIUM_4_EBC_SOFT_POWERON_REGISTER::RCNT_SCNT |
[Bit 0] RCNT/SCNT On Request Encoding Enable (R/W) Controls the driving of RCNT/SCNT on the request encoding. Set to enable (1); clear to disabled (0, default).
Definition at line 189 of file Pentium4Msr.h.
UINT32 MSR_PENTIUM_4_EBC_SOFT_POWERON_REGISTER::Reserved1 |
Definition at line 220 of file Pentium4Msr.h.
UINT32 MSR_PENTIUM_4_EBC_SOFT_POWERON_REGISTER::Reserved2 |
Definition at line 221 of file Pentium4Msr.h.
UINT32 MSR_PENTIUM_4_EBC_SOFT_POWERON_REGISTER::ResponseErrorCheckingDisable |
[Bit 2] Response Error Checking Disable (R/W) Set to disable (default); clear to enable.
Definition at line 199 of file Pentium4Msr.h.
UINT32 MSR_PENTIUM_4_EBC_SOFT_POWERON_REGISTER::Uint32 |
All bit fields as a 32-bit value
Definition at line 226 of file Pentium4Msr.h.
UINT64 MSR_PENTIUM_4_EBC_SOFT_POWERON_REGISTER::Uint64 |
All bit fields as a 64-bit value
Definition at line 230 of file Pentium4Msr.h.