|
TianoCore EDK2 master
|
#include <MdePkg/Include/Register/Intel/Msr/SandyBridgeMsr.h>
Data Fields | |
| struct { | |
| UINT32 Limit: 3 | |
| UINT32 Reserved1: 7 | |
| UINT32 IO_MWAIT: 1 | |
| UINT32 Reserved2: 4 | |
| UINT32 CFGLock: 1 | |
| UINT32 Reserved3: 9 | |
| UINT32 C3AutoDemotion: 1 | |
| UINT32 C1AutoDemotion: 1 | |
| UINT32 C3Undemotion: 1 | |
| UINT32 C1Undemotion: 1 | |
| UINT32 Reserved4: 3 | |
| UINT32 Reserved5: 32 | |
| } | Bits |
| UINT32 | Uint32 |
| UINT64 | Uint64 |
MSR information returned for MSR index MSR_SANDY_BRIDGE_PKG_CST_CONFIG_CONTROL
Definition at line 176 of file SandyBridgeMsr.h.
| struct { ... } MSR_SANDY_BRIDGE_PKG_CST_CONFIG_CONTROL_REGISTER::Bits |
Individual bit fields
| UINT32 MSR_SANDY_BRIDGE_PKG_CST_CONFIG_CONTROL_REGISTER::C1AutoDemotion |
[Bit 26] C1 state auto demotion enable (R/W) When set, the processor will conditionally demote C3/C6/C7 requests to C1 based on uncore auto-demote information.
Definition at line 216 of file SandyBridgeMsr.h.
| UINT32 MSR_SANDY_BRIDGE_PKG_CST_CONFIG_CONTROL_REGISTER::C1Undemotion |
[Bit 28] Enable C1 undemotion (R/W) When set, enables undemotion from demoted C1.
Definition at line 226 of file SandyBridgeMsr.h.
| UINT32 MSR_SANDY_BRIDGE_PKG_CST_CONFIG_CONTROL_REGISTER::C3AutoDemotion |
[Bit 25] C3 state auto demotion enable (R/W) When set, the processor will conditionally demote C6/C7 requests to C3 based on uncore auto-demote information.
Definition at line 210 of file SandyBridgeMsr.h.
| UINT32 MSR_SANDY_BRIDGE_PKG_CST_CONFIG_CONTROL_REGISTER::C3Undemotion |
[Bit 27] Enable C3 undemotion (R/W) When set, enables undemotion from demoted C3.
Definition at line 221 of file SandyBridgeMsr.h.
| UINT32 MSR_SANDY_BRIDGE_PKG_CST_CONFIG_CONTROL_REGISTER::CFGLock |
[Bit 15] CFG Lock (R/WO) When set, lock bits 15:0 of this register until next reset.
Definition at line 203 of file SandyBridgeMsr.h.
| UINT32 MSR_SANDY_BRIDGE_PKG_CST_CONFIG_CONTROL_REGISTER::IO_MWAIT |
[Bit 10] I/O MWAIT Redirection Enable (R/W) When set, will map IO_read instructions sent to IO register specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions.
Definition at line 197 of file SandyBridgeMsr.h.
| UINT32 MSR_SANDY_BRIDGE_PKG_CST_CONFIG_CONTROL_REGISTER::Limit |
[Bits 2:0] Package C-State Limit (R/W) Specifies the lowest processor-specific C-state code name (consuming the least power). for the package. The default is set as factory-configured package C-state limit. The following C-state code name encodings are supported: 000b: C0/C1 (no package C-sate support) 001b: C2 010b: C6 no retention 011b: C6 retention 100b: C7 101b: C7s 111: No package C-state limit. Note: This field cannot be used to limit package C-state to C3.
Definition at line 190 of file SandyBridgeMsr.h.
| UINT32 MSR_SANDY_BRIDGE_PKG_CST_CONFIG_CONTROL_REGISTER::Reserved1 |
Definition at line 191 of file SandyBridgeMsr.h.
| UINT32 MSR_SANDY_BRIDGE_PKG_CST_CONFIG_CONTROL_REGISTER::Reserved2 |
Definition at line 198 of file SandyBridgeMsr.h.
| UINT32 MSR_SANDY_BRIDGE_PKG_CST_CONFIG_CONTROL_REGISTER::Reserved3 |
Definition at line 204 of file SandyBridgeMsr.h.
| UINT32 MSR_SANDY_BRIDGE_PKG_CST_CONFIG_CONTROL_REGISTER::Reserved4 |
Definition at line 227 of file SandyBridgeMsr.h.
| UINT32 MSR_SANDY_BRIDGE_PKG_CST_CONFIG_CONTROL_REGISTER::Reserved5 |
Definition at line 228 of file SandyBridgeMsr.h.
| UINT32 MSR_SANDY_BRIDGE_PKG_CST_CONFIG_CONTROL_REGISTER::Uint32 |
All bit fields as a 32-bit value
Definition at line 233 of file SandyBridgeMsr.h.
| UINT64 MSR_SANDY_BRIDGE_PKG_CST_CONFIG_CONTROL_REGISTER::Uint64 |
All bit fields as a 64-bit value
Definition at line 237 of file SandyBridgeMsr.h.