TianoCore EDK2 master
Loading...
Searching...
No Matches
Data Fields
MSR_SANDY_BRIDGE_UNC_PERF_GLOBAL_CTRL_REGISTER Union Reference

#include <MdePkg/Include/Register/Intel/Msr/SandyBridgeMsr.h>

Data Fields

struct {
   UINT32   PMI_Sel_Slice0: 1
 
   UINT32   PMI_Sel_Slice1: 1
 
   UINT32   PMI_Sel_Slice2: 1
 
   UINT32   PMI_Sel_Slice3: 1
 
   UINT32   PMI_Sel_Slice4: 1
 
   UINT32   Reserved1: 14
 
   UINT32   Reserved2: 10
 
   UINT32   EN: 1
 
   UINT32   WakePMI: 1
 
   UINT32   FREEZE: 1
 
   UINT32   Reserved3: 32
 
} Bits
 
UINT32 Uint32
 
UINT64 Uint64
 

Detailed Description

MSR information returned for MSR index MSR_SANDY_BRIDGE_UNC_PERF_GLOBAL_CTRL

Definition at line 1962 of file SandyBridgeMsr.h.

Field Documentation

◆ 

struct { ... } MSR_SANDY_BRIDGE_UNC_PERF_GLOBAL_CTRL_REGISTER::Bits

Individual bit fields

◆ EN

UINT32 MSR_SANDY_BRIDGE_UNC_PERF_GLOBAL_CTRL_REGISTER::EN

[Bit 29] Enable all uncore counters.

Definition at line 1992 of file SandyBridgeMsr.h.

◆ FREEZE

UINT32 MSR_SANDY_BRIDGE_UNC_PERF_GLOBAL_CTRL_REGISTER::FREEZE

[Bit 31] Enable Freezing counter when overflow.

Definition at line 2000 of file SandyBridgeMsr.h.

◆ PMI_Sel_Slice0

UINT32 MSR_SANDY_BRIDGE_UNC_PERF_GLOBAL_CTRL_REGISTER::PMI_Sel_Slice0

[Bit 0] Slice 0 select.

Definition at line 1970 of file SandyBridgeMsr.h.

◆ PMI_Sel_Slice1

UINT32 MSR_SANDY_BRIDGE_UNC_PERF_GLOBAL_CTRL_REGISTER::PMI_Sel_Slice1

[Bit 1] Slice 1 select.

Definition at line 1974 of file SandyBridgeMsr.h.

◆ PMI_Sel_Slice2

UINT32 MSR_SANDY_BRIDGE_UNC_PERF_GLOBAL_CTRL_REGISTER::PMI_Sel_Slice2

[Bit 2] Slice 2 select.

Definition at line 1978 of file SandyBridgeMsr.h.

◆ PMI_Sel_Slice3

UINT32 MSR_SANDY_BRIDGE_UNC_PERF_GLOBAL_CTRL_REGISTER::PMI_Sel_Slice3

[Bit 3] Slice 3 select.

Definition at line 1982 of file SandyBridgeMsr.h.

◆ PMI_Sel_Slice4

UINT32 MSR_SANDY_BRIDGE_UNC_PERF_GLOBAL_CTRL_REGISTER::PMI_Sel_Slice4

[Bit 4] Slice 4 select.

Definition at line 1986 of file SandyBridgeMsr.h.

◆ Reserved1

UINT32 MSR_SANDY_BRIDGE_UNC_PERF_GLOBAL_CTRL_REGISTER::Reserved1

Definition at line 1987 of file SandyBridgeMsr.h.

◆ Reserved2

UINT32 MSR_SANDY_BRIDGE_UNC_PERF_GLOBAL_CTRL_REGISTER::Reserved2

Definition at line 1988 of file SandyBridgeMsr.h.

◆ Reserved3

UINT32 MSR_SANDY_BRIDGE_UNC_PERF_GLOBAL_CTRL_REGISTER::Reserved3

Definition at line 2001 of file SandyBridgeMsr.h.

◆ Uint32

UINT32 MSR_SANDY_BRIDGE_UNC_PERF_GLOBAL_CTRL_REGISTER::Uint32

All bit fields as a 32-bit value

Definition at line 2006 of file SandyBridgeMsr.h.

◆ Uint64

UINT64 MSR_SANDY_BRIDGE_UNC_PERF_GLOBAL_CTRL_REGISTER::Uint64

All bit fields as a 64-bit value

Definition at line 2010 of file SandyBridgeMsr.h.

◆ WakePMI

UINT32 MSR_SANDY_BRIDGE_UNC_PERF_GLOBAL_CTRL_REGISTER::WakePMI

[Bit 30] Enable wake on PMI.

Definition at line 1996 of file SandyBridgeMsr.h.

The documentation for this union was generated from the following file: