|
TianoCore EDK2 master
|
#include <MdePkg/Include/Register/Intel/Msr/SilvermontMsr.h>
Data Fields | |
| struct { | |
| UINT32 Reserved1: 8 | |
| UINT32 MaximumQualifiedRatio: 5 | |
| UINT32 Reserved2: 19 | |
| UINT32 Reserved3: 18 | |
| UINT32 PlatformId: 3 | |
| UINT32 Reserved4: 11 | |
| } | Bits |
| UINT64 | Uint64 |
MSR information returned for MSR index MSR_SILVERMONT_PLATFORM_ID
Definition at line 65 of file SilvermontMsr.h.
| struct { ... } MSR_SILVERMONT_PLATFORM_ID_REGISTER::Bits |
Individual bit fields
| UINT32 MSR_SILVERMONT_PLATFORM_ID_REGISTER::MaximumQualifiedRatio |
[Bits 12:8] Maximum Qualified Ratio (R) The maximum allowed bus ratio.
Definition at line 74 of file SilvermontMsr.h.
| UINT32 MSR_SILVERMONT_PLATFORM_ID_REGISTER::PlatformId |
[Bits 52:50] See Table 2-2.
Definition at line 80 of file SilvermontMsr.h.
| UINT32 MSR_SILVERMONT_PLATFORM_ID_REGISTER::Reserved1 |
Definition at line 70 of file SilvermontMsr.h.
| UINT32 MSR_SILVERMONT_PLATFORM_ID_REGISTER::Reserved2 |
Definition at line 75 of file SilvermontMsr.h.
| UINT32 MSR_SILVERMONT_PLATFORM_ID_REGISTER::Reserved3 |
Definition at line 76 of file SilvermontMsr.h.
| UINT32 MSR_SILVERMONT_PLATFORM_ID_REGISTER::Reserved4 |
Definition at line 81 of file SilvermontMsr.h.
| UINT64 MSR_SILVERMONT_PLATFORM_ID_REGISTER::Uint64 |
All bit fields as a 64-bit value
Definition at line 86 of file SilvermontMsr.h.