TianoCore EDK2 master
Loading...
Searching...
No Matches
MSR_SILVERMONT_PLATFORM_ID_REGISTER Union Reference

#include <MdePkg/Include/Register/Intel/Msr/SilvermontMsr.h>

Data Fields

struct {
   UINT32   Reserved1: 8
 
   UINT32   MaximumQualifiedRatio: 5
 
   UINT32   Reserved2: 19
 
   UINT32   Reserved3: 18
 
   UINT32   PlatformId: 3
 
   UINT32   Reserved4: 11
 
Bits
 
UINT64 Uint64
 

Detailed Description

MSR information returned for MSR index MSR_SILVERMONT_PLATFORM_ID

Definition at line 65 of file SilvermontMsr.h.

Field Documentation

◆ 

struct { ... } MSR_SILVERMONT_PLATFORM_ID_REGISTER::Bits

Individual bit fields

◆ MaximumQualifiedRatio

UINT32 MSR_SILVERMONT_PLATFORM_ID_REGISTER::MaximumQualifiedRatio

[Bits 12:8] Maximum Qualified Ratio (R) The maximum allowed bus ratio.

Definition at line 74 of file SilvermontMsr.h.

◆ PlatformId

UINT32 MSR_SILVERMONT_PLATFORM_ID_REGISTER::PlatformId

[Bits 52:50] See Table 2-2.

Definition at line 80 of file SilvermontMsr.h.

◆ Reserved1

UINT32 MSR_SILVERMONT_PLATFORM_ID_REGISTER::Reserved1

Definition at line 70 of file SilvermontMsr.h.

◆ Reserved2

UINT32 MSR_SILVERMONT_PLATFORM_ID_REGISTER::Reserved2

Definition at line 75 of file SilvermontMsr.h.

◆ Reserved3

UINT32 MSR_SILVERMONT_PLATFORM_ID_REGISTER::Reserved3

Definition at line 76 of file SilvermontMsr.h.

◆ Reserved4

UINT32 MSR_SILVERMONT_PLATFORM_ID_REGISTER::Reserved4

Definition at line 81 of file SilvermontMsr.h.

◆ Uint64

UINT64 MSR_SILVERMONT_PLATFORM_ID_REGISTER::Uint64

All bit fields as a 64-bit value

Definition at line 86 of file SilvermontMsr.h.


The documentation for this union was generated from the following file: