|
TianoCore EDK2 master
|
#include <MdePkg/Include/Register/Intel/Msr/SkylakeMsr.h>
Data Fields | |
| struct { | |
| UINT32 RMID: 10 | |
| UINT32 Reserved1: 22 | |
| UINT32 COS: 20 | |
| UINT32 Reserved2: 12 | |
| } | Bits |
| UINT64 | Uint64 |
MSR information returned for MSR index MSR_SKYLAKE_IA32_PQR_ASSOC
Definition at line 3651 of file SkylakeMsr.h.
| struct { ... } MSR_SKYLAKE_IA32_PQR_ASSOC_REGISTER::Bits |
Individual bit fields
| UINT32 MSR_SKYLAKE_IA32_PQR_ASSOC_REGISTER::COS |
[Bits 51:32] COS (R/W).
Definition at line 3664 of file SkylakeMsr.h.
| UINT32 MSR_SKYLAKE_IA32_PQR_ASSOC_REGISTER::Reserved1 |
Definition at line 3660 of file SkylakeMsr.h.
| UINT32 MSR_SKYLAKE_IA32_PQR_ASSOC_REGISTER::Reserved2 |
Definition at line 3665 of file SkylakeMsr.h.
| UINT32 MSR_SKYLAKE_IA32_PQR_ASSOC_REGISTER::RMID |
[Bits 9:0] RMID.
Definition at line 3659 of file SkylakeMsr.h.
| UINT64 MSR_SKYLAKE_IA32_PQR_ASSOC_REGISTER::Uint64 |
All bit fields as a 64-bit value
Definition at line 3670 of file SkylakeMsr.h.