TianoCore EDK2 master
Loading...
Searching...
No Matches
MSR_SKYLAKE_PRMRR_VALID_CONFIG_REGISTER Union Reference

#include <MdePkg/Include/Register/Intel/Msr/SkylakeMsr.h>

Data Fields

struct {
   UINT32   Fix_Me_1: 1
 
   UINT32   Reserved1: 4
 
   UINT32   Fix_Me_2: 1
 
   UINT32   Fix_Me_3: 1
 
   UINT32   Fix_Me_4: 1
 
   UINT32   Reserved2: 24
 
   UINT32   Reserved3: 32
 
Bits
 
UINT32 Uint32
 
UINT64 Uint64
 

Detailed Description

MSR information returned for MSR index MSR_SKYLAKE_PRMRR_VALID_CONFIG

Definition at line 2462 of file SkylakeMsr.h.

Field Documentation

◆ 

struct { ... } MSR_SKYLAKE_PRMRR_VALID_CONFIG_REGISTER::Bits

Individual bit fields

◆ Fix_Me_1

UINT32 MSR_SKYLAKE_PRMRR_VALID_CONFIG_REGISTER::Fix_Me_1

[Bit 0] 1M supported MEE size.

Definition at line 2470 of file SkylakeMsr.h.

◆ Fix_Me_2

UINT32 MSR_SKYLAKE_PRMRR_VALID_CONFIG_REGISTER::Fix_Me_2

[Bit 5] 32M supported MEE size.

Definition at line 2475 of file SkylakeMsr.h.

◆ Fix_Me_3

UINT32 MSR_SKYLAKE_PRMRR_VALID_CONFIG_REGISTER::Fix_Me_3

[Bit 6] 64M supported MEE size.

Definition at line 2479 of file SkylakeMsr.h.

◆ Fix_Me_4

UINT32 MSR_SKYLAKE_PRMRR_VALID_CONFIG_REGISTER::Fix_Me_4

[Bit 7] 128M supported MEE size.

Definition at line 2483 of file SkylakeMsr.h.

◆ Reserved1

UINT32 MSR_SKYLAKE_PRMRR_VALID_CONFIG_REGISTER::Reserved1

Definition at line 2471 of file SkylakeMsr.h.

◆ Reserved2

UINT32 MSR_SKYLAKE_PRMRR_VALID_CONFIG_REGISTER::Reserved2

Definition at line 2484 of file SkylakeMsr.h.

◆ Reserved3

UINT32 MSR_SKYLAKE_PRMRR_VALID_CONFIG_REGISTER::Reserved3

Definition at line 2485 of file SkylakeMsr.h.

◆ Uint32

UINT32 MSR_SKYLAKE_PRMRR_VALID_CONFIG_REGISTER::Uint32

All bit fields as a 32-bit value

Definition at line 2490 of file SkylakeMsr.h.

◆ Uint64

UINT64 MSR_SKYLAKE_PRMRR_VALID_CONFIG_REGISTER::Uint64

All bit fields as a 64-bit value

Definition at line 2494 of file SkylakeMsr.h.


The documentation for this union was generated from the following file: