TianoCore EDK2 master
Loading...
Searching...
No Matches
Data Fields
MSR_XEON_PHI_LBR_SELECT_REGISTER Union Reference

#include <MdePkg/Include/Register/Intel/Msr/XeonPhiMsr.h>

Data Fields

struct {
   UINT32   CPL_EQ_0: 1
 
   UINT32   CPL_NEQ_0: 1
 
   UINT32   JCC: 1
 
   UINT32   NEAR_REL_CALL: 1
 
   UINT32   NEAR_IND_CALL: 1
 
   UINT32   NEAR_RET: 1
 
   UINT32   NEAR_IND_JMP: 1
 
   UINT32   NEAR_REL_JMP: 1
 
   UINT32   FAR_BRANCH: 1
 
   UINT32   Reserved1: 23
 
   UINT32   Reserved2: 32
 
} Bits
 
UINT32 Uint32
 
UINT64 Uint64
 

Detailed Description

MSR information returned for MSR index MSR_XEON_PHI_LBR_SELECT

Definition at line 897 of file XeonPhiMsr.h.

Field Documentation

◆ 

struct { ... } MSR_XEON_PHI_LBR_SELECT_REGISTER::Bits

Individual bit fields

◆ CPL_EQ_0

UINT32 MSR_XEON_PHI_LBR_SELECT_REGISTER::CPL_EQ_0

[Bit 0] CPL_EQ_0.

Definition at line 905 of file XeonPhiMsr.h.

◆ CPL_NEQ_0

UINT32 MSR_XEON_PHI_LBR_SELECT_REGISTER::CPL_NEQ_0

[Bit 1] CPL_NEQ_0.

Definition at line 909 of file XeonPhiMsr.h.

◆ FAR_BRANCH

UINT32 MSR_XEON_PHI_LBR_SELECT_REGISTER::FAR_BRANCH

[Bit 8] FAR_BRANCH.

Definition at line 937 of file XeonPhiMsr.h.

◆ JCC

UINT32 MSR_XEON_PHI_LBR_SELECT_REGISTER::JCC

[Bit 2] JCC.

Definition at line 913 of file XeonPhiMsr.h.

◆ NEAR_IND_CALL

UINT32 MSR_XEON_PHI_LBR_SELECT_REGISTER::NEAR_IND_CALL

[Bit 4] NEAR_IND_CALL.

Definition at line 921 of file XeonPhiMsr.h.

◆ NEAR_IND_JMP

UINT32 MSR_XEON_PHI_LBR_SELECT_REGISTER::NEAR_IND_JMP

[Bit 6] NEAR_IND_JMP.

Definition at line 929 of file XeonPhiMsr.h.

◆ NEAR_REL_CALL

UINT32 MSR_XEON_PHI_LBR_SELECT_REGISTER::NEAR_REL_CALL

[Bit 3] NEAR_REL_CALL.

Definition at line 917 of file XeonPhiMsr.h.

◆ NEAR_REL_JMP

UINT32 MSR_XEON_PHI_LBR_SELECT_REGISTER::NEAR_REL_JMP

[Bit 7] NEAR_REL_JMP.

Definition at line 933 of file XeonPhiMsr.h.

◆ NEAR_RET

UINT32 MSR_XEON_PHI_LBR_SELECT_REGISTER::NEAR_RET

[Bit 5] NEAR_RET.

Definition at line 925 of file XeonPhiMsr.h.

◆ Reserved1

UINT32 MSR_XEON_PHI_LBR_SELECT_REGISTER::Reserved1

Definition at line 938 of file XeonPhiMsr.h.

◆ Reserved2

UINT32 MSR_XEON_PHI_LBR_SELECT_REGISTER::Reserved2

Definition at line 939 of file XeonPhiMsr.h.

◆ Uint32

UINT32 MSR_XEON_PHI_LBR_SELECT_REGISTER::Uint32

All bit fields as a 32-bit value

Definition at line 944 of file XeonPhiMsr.h.

◆ Uint64

UINT64 MSR_XEON_PHI_LBR_SELECT_REGISTER::Uint64

All bit fields as a 64-bit value

Definition at line 948 of file XeonPhiMsr.h.

The documentation for this union was generated from the following file: