TianoCore EDK2 master
Loading...
Searching...
No Matches
Mmc.h
Go to the documentation of this file.
1
10#ifndef __MMC_H
11#define __MMC_H
12
13#include <Uefi.h>
14
15#include <Protocol/DiskIo.h>
16#include <Protocol/BlockIo.h>
17#include <Protocol/DevicePath.h>
18#include <Protocol/MmcHost.h>
19
20#include <Library/UefiLib.h>
21#include <Library/DebugLib.h>
23
24#define MMC_TRACE(txt) DEBUG((DEBUG_BLKIO, "MMC: " txt "\n"))
25
26#define MMC_IOBLOCKS_READ 0
27#define MMC_IOBLOCKS_WRITE 1
28
29#define MMC_OCR_POWERUP 0x80000000
30
31#define MMC_OCR_ACCESS_MASK 0x3 /* bit[30-29] */
32#define MMC_OCR_ACCESS_BYTE 0x1 /* bit[29] */
33#define MMC_OCR_ACCESS_SECTOR 0x2 /* bit[30] */
34
35#define MMC_CSD_GET_CCC(Response) (Response[2] >> 20)
36#define MMC_CSD_GET_TRANSPEED(Response) (Response[3] & 0xFF)
37#define MMC_CSD_GET_READBLLEN(Response) ((Response[2] >> 16) & 0xF)
38#define MMC_CSD_GET_WRITEBLLEN(Response) ((Response[0] >> 22) & 0xF)
39#define MMC_CSD_GET_FILEFORMAT(Response) ((Response[0] >> 10) & 0x3)
40#define MMC_CSD_GET_FILEFORMATGRP(Response) ((Response[0] >> 15) & 0x1)
41#define MMC_CSD_GET_DEVICESIZE(csd) (((Response[1] >> 30) & 0x3) | ((Response[2] & 0x3FF) << 2))
42#define HC_MMC_CSD_GET_DEVICESIZE(Response) ((Response[1] >> 16) | ((Response[2] & 0x40) << 16));
43#define MMC_CSD_GET_DEVICESIZEMULT(csd) ((Response[1] >> 15) & 0x7)
44
45#define MMC_R0_READY_FOR_DATA (1 << 8)
46
47#define MMC_R0_CURRENTSTATE(Response) ((Response[0] >> 9) & 0xF)
48
49#define MMC_R0_STATE_IDLE 0
50#define MMC_R0_STATE_READY 1
51#define MMC_R0_STATE_IDENT 2
52#define MMC_R0_STATE_STDBY 3
53#define MMC_R0_STATE_TRAN 4
54#define MMC_R0_STATE_DATA 5
55
56#define EMMC_CMD6_ARG_ACCESS(x) (((x) & 0x3) << 24)
57#define EMMC_CMD6_ARG_INDEX(x) (((x) & 0xFF) << 16)
58#define EMMC_CMD6_ARG_VALUE(x) (((x) & 0xFF) << 8)
59#define EMMC_CMD6_ARG_CMD_SET(x) (((x) & 0x7) << 0)
60
61#define SWITCH_CMD_DATA_LENGTH 64
62#define SD_HIGH_SPEED_SUPPORTED 0x20000
63#define SD_DEFAULT_SPEED 25000000
64#define SD_HIGH_SPEED 50000000
65#define SWITCH_CMD_SUCCESS_MASK 0x0f000000
66
67#define SD_CARD_CAPACITY 0x00000002
68
69#define BUSWIDTH_4 4
70
71typedef enum {
72 UNKNOWN_CARD,
73 MMC_CARD, // MMC card
74 MMC_CARD_HIGH, // MMC Card with High capacity
75 EMMC_CARD, // eMMC 4.41 card
76 SD_CARD, // SD 1.1 card
77 SD_CARD_2, // SD 2.0 or above standard card
78 SD_CARD_2_HIGH // SD 2.0 or above high capacity card
79} CARD_TYPE;
80
81typedef struct {
82 UINT32 Reserved0 : 7; // 0
83 UINT32 V170_V195 : 1; // 1.70V - 1.95V
84 UINT32 V200_V260 : 7; // 2.00V - 2.60V
85 UINT32 V270_V360 : 9; // 2.70V - 3.60V
86 UINT32 RESERVED_1 : 5; // Reserved
87 UINT32 AccessMode : 2; // 00b (byte mode), 10b (sector mode)
88 UINT32 PowerUp : 1; // This bit is set to LOW if the card has not finished the power up routine
89} OCR;
90
91typedef struct {
92 UINT8 SD_SPEC : 4; // SD Memory Card - Spec. Version [59:56]
93 UINT8 SCR_STRUCTURE : 4; // SCR Structure [63:60]
94 UINT8 SD_BUS_WIDTHS : 4; // DAT Bus widths supported [51:48]
95 UINT8 DATA_STAT_AFTER_ERASE : 1; // Data Status after erases [55]
96 UINT8 SD_SECURITY : 3; // CPRM Security Support [54:52]
97 UINT8 EX_SECURITY_1 : 1; // Extended Security Support [43]
98 UINT8 SD_SPEC4 : 1; // Spec. Version 4.00 or higher [42]
99 UINT8 RESERVED_1 : 2; // Reserved [41:40]
100 UINT8 SD_SPEC3 : 1; // Spec. Version 3.00 or higher [47]
101 UINT8 EX_SECURITY_2 : 3; // Extended Security Support [46:44]
102 UINT8 CMD_SUPPORT : 4; // Command Support bits [35:32]
103 UINT8 RESERVED_2 : 4; // Reserved [39:36]
104 UINT32 RESERVED_3; // Manufacturer Usage [31:0]
105} SCR;
106
107typedef struct {
108 UINT32 NOT_USED; // 1 [0:0]
109 UINT32 CRC; // CRC7 checksum [7:1]
110 UINT32 MDT; // Manufacturing date [19:8]
111 UINT32 RESERVED_1; // Reserved [23:20]
112 UINT32 PSN; // Product serial number [55:24]
113 UINT8 PRV; // Product revision [63:56]
114 UINT8 PNM[5]; // Product name [64:103]
115 UINT16 OID; // OEM/Application ID [119:104]
116 UINT8 MID; // Manufacturer ID [127:120]
117} CID;
118
119typedef struct {
120 UINT8 NOT_USED : 1; // Not used, always 1 [0:0]
121 UINT8 CRC : 7; // CRC [7:1]
122
123 UINT8 RESERVED_1 : 2; // Reserved [9:8]
124 UINT8 FILE_FORMAT : 2; // File format [11:10]
125 UINT8 TMP_WRITE_PROTECT : 1; // Temporary write protection [12:12]
126 UINT8 PERM_WRITE_PROTECT : 1; // Permanent write protection [13:13]
127 UINT8 COPY : 1; // Copy flag (OTP) [14:14]
128 UINT8 FILE_FORMAT_GRP : 1; // File format group [15:15]
129
130 UINT16 RESERVED_2 : 5; // Reserved [20:16]
131 UINT16 WRITE_BL_PARTIAL : 1; // Partial blocks for write allowed [21:21]
132 UINT16 WRITE_BL_LEN : 4; // Max. write data block length [25:22]
133 UINT16 R2W_FACTOR : 3; // Write speed factor [28:26]
134 UINT16 RESERVED_3 : 2; // Reserved [30:29]
135 UINT16 WP_GRP_ENABLE : 1; // Write protect group enable [31:31]
136
137 UINT32 WP_GRP_SIZE : 7; // Write protect group size [38:32]
138 UINT32 SECTOR_SIZE : 7; // Erase sector size [45:39]
139 UINT32 ERASE_BLK_EN : 1; // Erase single block enable [46:46]
140 UINT32 C_SIZE_MULT : 3; // Device size multiplier [49:47]
141 UINT32 VDD_W_CURR_MAX : 3; // Max. write current @ VDD max [52:50]
142 UINT32 VDD_W_CURR_MIN : 3; // Max. write current @ VDD min [55:53]
143 UINT32 VDD_R_CURR_MAX : 3; // Max. read current @ VDD max [58:56]
144 UINT32 VDD_R_CURR_MIN : 3; // Max. read current @ VDD min [61:59]
145 UINT32 C_SIZELow2 : 2; // Device size [63:62]
146
147 UINT32 C_SIZEHigh10 : 10; // Device size [73:64]
148 UINT32 RESERVED_4 : 2; // Reserved [75:74]
149 UINT32 DSR_IMP : 1; // DSR implemented [76:76]
150 UINT32 READ_BLK_MISALIGN : 1; // Read block misalignment [77:77]
151 UINT32 WRITE_BLK_MISALIGN : 1; // Write block misalignment [78:78]
152 UINT32 READ_BL_PARTIAL : 1; // Partial blocks for read allowed [79:79]
153 UINT32 READ_BL_LEN : 4; // Max. read data block length [83:80]
154 UINT32 CCC : 12; // Card command classes [95:84]
155
156 UINT8 TRAN_SPEED; // Max. bus clock frequency [103:96]
157 UINT8 NSAC; // Data read access-time 2 in CLK cycles (NSAC*100) [111:104]
158 UINT8 TAAC; // Data read access-time 1 [119:112]
159
160 UINT8 RESERVED_5 : 2; // Reserved [121:120]
161 UINT8 SPEC_VERS : 4; // System specification version [125:122]
162 UINT8 CSD_STRUCTURE : 2; // CSD structure [127:126]
163} CSD;
164
165typedef struct {
166 UINT8 RESERVED_1[16]; // Reserved [15:0]
167 UINT8 SECURE_REMOVAL_TYPE; // Secure Removal Type [16:16]
168 UINT8 PRODUCT_STATE_AWARENESS_ENABLEMENT; // Product state awareness enablement [17:17]
169 UINT8 MAX_PRE_LOADING_DATA_SIZE[4]; // MAX pre loading data size [21:18]
170 UINT8 PRE_LOADING_DATA_SIZE[4]; // Pre loading data size [25:22]
171 UINT8 FFU_STATUS; // FFU Status [26:26]
172 UINT8 RESERVED_2[2]; // Reserved [28:27]
173 UINT8 MODE_OPERATION_CODES; // Mode operation codes [29:29]
174 UINT8 MODE_CONFIG; // Mode config [30:30]
175 UINT8 RESERVED_3; // Reserved [31:31]
176 UINT8 FLUSH_CACHE; // Flushing of the cache [32:32]
177 UINT8 CACHE_CTRL; // Control to turn the cache ON/OFF [33:33]
178 UINT8 POWER_OFF_NOTIFICATION; // Power Off Notification [34:34]
179 UINT8 PACKED_FAILURE_INDEX; // Packed command failure index [35:35]
180 UINT8 PACKED_COMMAND_STATUS; // Packed command status [36:36]
181 UINT8 CONTEXT_CONF[15]; // Context configuration [51:37]
182 UINT8 EXT_PARTITIONS_ATTRIBUTE[2]; // Extended partitions attribute [53:52]
183 UINT8 EXCEPTION_EVENTS_STATUS[2]; // Exception events status [55:54]
184 UINT8 EXCEPTION_EVENTS_CTRL[2]; // Exception events control [57:56]
185 UINT8 DYNCAP_NEEDED; // Number of addressed group to be released [58:58]
186 UINT8 CLASS_6_CTRL; // Class 6 commands control [59:59]
187 UINT8 INI_TIMEOUT_EMU; // 1st initialization after disabling sector size emulation [60:60]
188 UINT8 DATA_SECTOR_SIZE; // Sector size [61:61]
189 UINT8 USE_NATIVE_SECTOR; // Sector size emulation [62:62]
190 UINT8 NATIVE_SECTOR_SIZE; // Native sector size [63:63]
191 UINT8 VENDOR_SPECIFIC_FIELD[64]; // Vendor specific fields [127:64]
192 UINT8 RESERVED_4[2]; // Reserved [129:128]
193 UINT8 PROGRAM_CID_CSD_DDR_SUPPORT; // Program CID/CSD in DDR mode support [130:130]
194 UINT8 PERIODIC_WAKEUP; // Periodic wake-up [131:131]
195 UINT8 TCASE_SUPPORT; // Package case temperature is controlled [132:132]
196 UINT8 PRODUCTION_STATE_AWARENESS; // Production state awareness [133:133]
197 UINT8 SECTOR_BAD_BLK_MGMNT; // Bad block management mode [134:134]
198 UINT8 RESERVED_5; // Reserved [135:135]
199 UINT8 ENH_START_ADDR[4]; // Enhanced user data start address [139:136]
200 UINT8 ENH_SIZE_MULT[3]; // Enhanced user data area size [142:140]
201 UINT8 GP_SIZE_MULT[12]; // General purpose partition size [154:143]
202 UINT8 PARTITION_SETTING_COMPLETED; // Partitioning setting [155:155]
203 UINT8 PARTITIONS_ATTRIBUTE; // Partitions attribute [156:156]
204 UINT8 MAX_ENH_SIZE_MULT[3]; // Max enhanced area size [159:157]
205 UINT8 PARTITIONING_SUPPORT; // Partitioning [160:160]
206 UINT8 HPI_MGMT; // HPI management [161:161]
207 UINT8 RST_N_FUNCTION; // H/W reset function [162:162]
208 UINT8 BKOPS_EN; // Enable background operations handshake [163:163]
209 UINT8 BKOPS_START; // Manually start background operations [164:164]
210 UINT8 SANITIZE_START; // Start sanitize operation [165:165]
211 UINT8 WR_REL_PARAM; // Write reliability parameter register [166:166]
212 UINT8 WR_REL_SET; // Write reliability setting register [167:167]
213 UINT8 RPMB_SIZE_MULT; // RPMB size [168:168]
214 UINT8 FW_CONFIG; // FW configuration [169:169]
215 UINT8 RESERVED_6; // Reserved [170:170]
216 UINT8 USER_WP; // User area write protection register [171:171]
217 UINT8 RESERVED_7; // Reserved [172:172]
218 UINT8 BOOT_WP; // Boot area write protection register [173:173]
219 UINT8 BOOT_WP_STATUS; // Boot write protection register [174:174]
220 UINT8 ERASE_GROUP_DEF; // High-density erase group definition [175:175]
221 UINT8 RESERVED_8; // Reserved [176:176]
222 UINT8 BOOT_BUS_CONDITIONS; // Boot bus conditions [177:177]
223 UINT8 BOOT_CONFIG_PROT; // Boot config protection [178:178]
224 UINT8 PARTITION_CONFIG; // Partition config [179:179]
225 UINT8 RESERVED_9; // Reserved [180:180]
226 UINT8 ERASED_MEM_CONT; // Erased memory content [181:181]
227 UINT8 RESERVED_10; // Reserved [182:182]
228 UINT8 BUS_WIDTH; // Bus width mode [183:183]
229 UINT8 RESERVED_11; // Reserved [184:184]
230 UINT8 HS_TIMING; // High-speed interface timing [185:185]
231 UINT8 RESERVED_12; // Reserved [186:186]
232 UINT8 POWER_CLASS; // Power class [187:187]
233 UINT8 RESERVED_13; // Reserved [188:188]
234 UINT8 CMD_SET_REV; // Command set revision [189:189]
235 UINT8 RESERVED_14; // Reserved [190:190]
236 UINT8 CMD_SET; // Command set [191:191]
237 UINT8 EXT_CSD_REV; // Extended CSD revision [192:192]
238 UINT8 RESERVED_15; // Reserved [193:193]
239 UINT8 CSD_STRUCTURE; // CSD Structure [194:194]
240 UINT8 RESERVED_16; // Reserved [195:195]
241 UINT8 DEVICE_TYPE; // Device type [196:196]
242 UINT8 DRIVER_STRENGTH; // I/O Driver strength [197:197]
243 UINT8 OUT_OF_INTERRUPT_TIME; // Out-of-interrupt busy timing [198:198]
244 UINT8 PARTITION_SWITCH_TIME; // Partition switching timing [199:199]
245 UINT8 PWR_CL_52_195; // Power class for 52MHz at 1.95V 1 R [200:200]
246 UINT8 PWR_CL_26_195; // Power class for 26MHz at 1.95V 1 R [201:201]
247 UINT8 PWR_CL_52_360; // Power class for 52MHz at 3.6V 1 R [202:202]
248 UINT8 PWR_CL_26_360; // Power class for 26MHz at 3.6V 1 R [203:203]
249 UINT8 RESERVED_17; // Reserved [204:204]
250 UINT8 MIN_PERF_R_4_26; // Minimum read performance for 4bit at 26MHz [205:205]
251 UINT8 MIN_PERF_W_4_26; // Minimum write performance for 4bit at 26MHz [206:206]
252 UINT8 MIN_PERF_R_8_26_4_52; // Minimum read performance for 8bit at 26MHz, for 4bit at 52MHz [207:207]
253 UINT8 MIN_PERF_W_8_26_4_52; // Minimum write performance for 8bit at 26MHz, for 4bit at 52MHz [208:208]
254 UINT8 MIN_PERF_R_8_52; // Minimum read performance for 8bit at 52MHz [209:209]
255 UINT8 MIN_PERF_W_8_52; // Minimum write performance for 8bit at 52MHz [210:210]
256 UINT8 RESERVED_18; // Reserved [211:211]
257 UINT32 SECTOR_COUNT; // Sector count [215:212]
258 UINT8 SLEEP_NOTIFICATION_TIME; // Sleep notification timeout [216:216]
259 UINT8 S_A_TIMEOUT; // Sleep/awake timeout [217:217]
260 UINT8 PRODUCTION_STATE_AWARENESS_TIMEOUT; // Production state awareness timeout [218:218]
261 UINT8 S_C_VCCQ; // Sleep current (VCCQ) [219:219]
262 UINT8 S_C_VCC; // Sleep current (VCC) [220:220]
263 UINT8 HC_WP_GRP_SIZE; // High-capacity write protect group size [221:221]
264 UINT8 REL_WR_SECTOR_C; // Reliable write sector count [222:222]
265 UINT8 ERASE_TIMEOUT_MULT; // High-capacity erase timeout [223:223]
266 UINT8 HC_ERASE_GRP_SIZE; // High-capacity erase unit size [224:224]
267 UINT8 ACC_SIZE; // Access size [225:225]
268 UINT8 BOOT_SIZE_MULTI; // Boot partition size [226:226]
269 UINT8 RESERVED_19; // Reserved [227:227]
270 UINT8 BOOT_INFO; // Boot information [228:228]
271 UINT8 SECURE_TRIM_MULT; // Secure TRIM Multiplier [229:229]
272 UINT8 SECURE_ERASE_MULT; // Secure Erase Multiplier [230:230]
273 UINT8 SECURE_FEATURE_SUPPORT; // Secure Feature Support [231:231]
274 UINT8 TRIM_MULT; // TRIM Multiplier [232:232]
275 UINT8 RESERVED_20; // Reserved [233:233]
276 UINT8 MIN_PREF_DDR_R_8_52; // Minimum read performance for 8bit at 52MHz in DDR mode [234:234]
277 UINT8 MIN_PREF_DDR_W_8_52; // Minimum write performance for 8bit at 52MHz in DDR mode [235:235]
278 UINT8 PWR_CL_200_130; // Power class for 200MHz at VCCQ=1.3V, VCC=3.6V [236:236]
279 UINT8 PWR_CL_200_195; // Power class for 200MHz at VCCQ=1.95V, VCC=3.6V [237:237]
280 UINT8 PWR_CL_DDR_52_195; // Power class for 52MHz, DDR at 1.95V [238:238]
281 UINT8 PWR_CL_DDR_52_360; // Power class for 52Mhz, DDR at 3.6V [239:239]
282 UINT8 RESERVED_21; // Reserved [240:240]
283 UINT8 INI_TIMEOUT_AP; // 1st initialization time after partitioning [241:241]
284 UINT8 CORRECTLY_PRG_SECTORS_NUM[4]; // Number of correctly programmed sectors [245:242]
285 UINT8 BKOPS_STATUS; // Background operations status [246:246]
286 UINT8 POWER_OFF_LONG_TIME; // Power off notification (long) timeout [247:247]
287 UINT8 GENERIC_CMD6_TIME; // Generic CMD6 timeout [248:248]
288 UINT8 CACHE_SIZE[4]; // Cache size [252:249]
289 UINT8 PWR_CL_DDR_200_360; // Power class for 200MHz, DDR at VCC=3.6V [253:253]
290 UINT8 FIRMWARE_VERSION[8]; // Firmware version [261:254]
291 UINT8 DEVICE_VERSION[2]; // Device version [263:262]
292 UINT8 OPTIMAL_TRIM_UNIT_SIZE; // Optimal trim unit size [264:264]
293 UINT8 OPTIMAL_WRITE_SIZE; // Optimal write size [265:265]
294 UINT8 OPTIMAL_READ_SIZE; // Optimal read size [266:266]
295 UINT8 PRE_EOL_INFO; // Pre EOL information [267:267]
296 UINT8 DEVICE_LIFE_TIME_EST_TYP_A; // Device life time estimation type A [268:268]
297 UINT8 DEVICE_LIFE_TIME_EST_TYP_B; // Device life time estimation type B [269:269]
298 UINT8 VENDOR_PROPRIETARY_HEALTH_REPORT[32]; // Vendor proprietary health report [301:270]
299 UINT8 NUMBER_OF_FW_SECTORS_CORRECTLY_PROGRAMMED[4]; // Number of FW sectors correctly programmed [305:302]
300 UINT8 RESERVED_22[181]; // Reserved [486:306]
301 UINT8 FFU_ARG[4]; // FFU argument [490:487]
302 UINT8 OPERATION_CODE_TIMEOUT; // Operation codes timeout [491:491]
303 UINT8 FFU_FEATURES; // FFU features [492:492]
304 UINT8 SUPPORTED_MODES; // Supported modes [493:493]
305 UINT8 EXT_SUPPORT; // Extended partitions attribute support [494:494]
306 UINT8 LARGE_UNIT_SIZE_M1; // Large unit size [495:495]
307 UINT8 CONTEXT_CAPABILITIES; // Context management capabilities [496:496]
308 UINT8 TAG_RES_SIZE; // Tag resource size [497:497]
309 UINT8 TAG_UNIT_SIZE; // Tag unit size [498:498]
310 UINT8 DATA_TAG_SUPPORT; // Data tag support [499:499]
311 UINT8 MAX_PACKED_WRITES; // Max packed write commands [500:500]
312 UINT8 MAX_PACKED_READS; // Max packed read commands [501:501]
313 UINT8 BKOPS_SUPPORT; // Background operations support [502:502]
314 UINT8 HPI_FEATURES; // HPI features [503:503]
315 UINT8 S_CMD_SET; // Supported command sets [504:504]
316 UINT8 EXT_SECURITY_ERR; // Extended security commands error [505:505]
317 UINT8 RESERVED_23[6]; // Reserved [511:506]
318} ECSD;
319
320typedef struct {
321 UINT16 RCA;
322 CARD_TYPE CardType;
323 OCR OCRData;
324 CID CIDData;
325 CSD CSDData;
326 ECSD *ECSDData; // MMC V4 extended card specific
327} CARD_INFO;
328
329typedef struct _MMC_HOST_INSTANCE {
330 UINTN Signature;
331 LIST_ENTRY Link;
332 EFI_HANDLE MmcHandle;
333 EFI_DEVICE_PATH_PROTOCOL *DevicePath;
334
335 MMC_STATE State;
336 EFI_BLOCK_IO_PROTOCOL BlockIo;
337 CARD_INFO CardInfo;
338 EFI_MMC_HOST_PROTOCOL *MmcHost;
339
340 BOOLEAN Initialized;
342
343#define MMC_HOST_INSTANCE_SIGNATURE SIGNATURE_32('m', 'm', 'c', 'h')
344#define MMC_HOST_INSTANCE_FROM_BLOCK_IO_THIS(a) CR (a, MMC_HOST_INSTANCE, BlockIo, MMC_HOST_INSTANCE_SIGNATURE)
345#define MMC_HOST_INSTANCE_FROM_LINK(a) CR (a, MMC_HOST_INSTANCE, Link, MMC_HOST_INSTANCE_SIGNATURE)
346
348EFIAPI
351 IN CHAR8 *Language,
352 OUT CHAR16 **DriverName
353 );
354
356EFIAPI
359 IN EFI_HANDLE ControllerHandle,
360 IN EFI_HANDLE ChildHandle OPTIONAL,
361 IN CHAR8 *Language,
362 OUT CHAR16 **ControllerName
363 );
364
365extern EFI_COMPONENT_NAME_PROTOCOL gMmcComponentName;
366extern EFI_COMPONENT_NAME2_PROTOCOL gMmcComponentName2;
367
368extern EFI_DRIVER_DIAGNOSTICS2_PROTOCOL gMmcDriverDiagnostics2;
369
370extern LIST_ENTRY mMmcHostPool;
371
388EFIAPI
389MmcReset (
391 IN BOOLEAN ExtendedVerification
392 );
393
419EFIAPI
422 IN UINT32 MediaId,
423 IN EFI_LBA Lba,
424 IN UINTN BufferSize,
425 OUT VOID *Buffer
426 );
427
454EFIAPI
457 IN UINT32 MediaId,
458 IN EFI_LBA Lba,
459 IN UINTN BufferSize,
460 IN VOID *Buffer
461 );
462
474EFIAPI
477 );
478
480MmcNotifyState (
481 IN MMC_HOST_INSTANCE *MmcHostInstance,
482 IN MMC_STATE State
483 );
484
486InitializeMmcDevice (
487 IN MMC_HOST_INSTANCE *MmcHost
488 );
489
490VOID
491EFIAPI
492CheckCardsCallback (
493 IN EFI_EVENT Event,
494 IN VOID *Context
495 );
496
497VOID
498PrintCSD (
499 IN UINT32 *Csd
500 );
501
502VOID
503PrintRCA (
504 IN UINT32 Rca
505 );
506
507VOID
508PrintOCR (
509 IN UINT32 Ocr
510 );
511
512VOID
513PrintResponseR1 (
514 IN UINT32 Response
515 );
516
517VOID
518PrintCID (
519 IN UINT32 *Cid
520 );
521
522#endif
UINT64 UINTN
#define IN
Definition: Base.h:279
#define OUT
Definition: Base.h:284
EFI_STATUS EFIAPI MmcFlushBlocks(IN EFI_BLOCK_IO_PROTOCOL *This)
Definition: MmcBlockIo.c:400
EFI_STATUS EFIAPI MmcReadBlocks(IN EFI_BLOCK_IO_PROTOCOL *This, IN UINT32 MediaId, IN EFI_LBA Lba, IN UINTN BufferSize, OUT VOID *Buffer)
Definition: MmcBlockIo.c:374
EFI_STATUS EFIAPI MmcGetDriverName(IN EFI_COMPONENT_NAME_PROTOCOL *This, IN CHAR8 *Language, OUT CHAR16 **DriverName)
Definition: ComponentName.c:72
EFI_STATUS EFIAPI MmcWriteBlocks(IN EFI_BLOCK_IO_PROTOCOL *This, IN UINT32 MediaId, IN EFI_LBA Lba, IN UINTN BufferSize, IN VOID *Buffer)
Definition: MmcBlockIo.c:387
EFI_STATUS EFIAPI MmcGetControllerName(IN EFI_COMPONENT_NAME_PROTOCOL *This, IN EFI_HANDLE ControllerHandle, IN EFI_HANDLE ChildHandle OPTIONAL, IN CHAR8 *Language, OUT CHAR16 **ControllerName)
EFI_STATUS EFIAPI MmcReset(IN EFI_BLOCK_IO_PROTOCOL *This, IN BOOLEAN ExtendedVerification)
Definition: MmcBlockIo.c:61
UINT64 EFI_LBA
Definition: UefiBaseType.h:45
RETURN_STATUS EFI_STATUS
Definition: UefiBaseType.h:29
VOID * EFI_EVENT
Definition: UefiBaseType.h:37
VOID * EFI_HANDLE
Definition: UefiBaseType.h:33
Definition: Mmc.h:320
Definition: Mmc.h:107
Definition: Mmc.h:119
Definition: Mmc.h:165
Definition: Mmc.h:81
Definition: Mmc.h:91