TianoCore EDK2 master
|
#include <DynamicTablesPkg/Include/ArchCommonNameSpaceObjects.h>
Data Fields | |
UINT8 | PciBus |
UINT8 | PciDevice |
UINT8 | PciInterrupt |
CM_ARCH_COMMON_GENERIC_INTERRUPT | IntcInterrupt |
A structure that describes a PCI Interrupt Map.
The legacy PCI interrupts used by PCI devices are described by this object.
Cf Devicetree Specification - Release v0.3 s2.4.3 "Interrupt Nexus Properties"
ID: EArchCommonObjPciInterruptMapInfo
Definition at line 220 of file ArchCommonNameSpaceObjects.h.
CM_ARCH_COMMON_GENERIC_INTERRUPT CmArchCommonPciInterruptMapInfo::IntcInterrupt |
Interrupt controller interrupt.
Cf Devicetree Specification - Release v0.3 s2.4.3 "Interrupt Nexus Properties": "parent interrupt specifier"
Definition at line 245 of file ArchCommonNameSpaceObjects.h.
UINT8 CmArchCommonPciInterruptMapInfo::PciBus |
Pci Bus. Value on 8 bits (max 255).
Definition at line 223 of file ArchCommonNameSpaceObjects.h.
UINT8 CmArchCommonPciInterruptMapInfo::PciDevice |
Pci Device. Value on 5 bits (max 31).
Definition at line 227 of file ArchCommonNameSpaceObjects.h.
UINT8 CmArchCommonPciInterruptMapInfo::PciInterrupt |
PCI interrupt
ACPI bindings are used: Cf. ACPI 6.4, s6.2.13 _PRT (PCI Routing Table): "0-INTA, 1-INTB, 2-INTC, 3-INTD"
Device-tree bindings are shifted by 1: "INTA=1, INTB=2, INTC=3, INTD=4"
Definition at line 238 of file ArchCommonNameSpaceObjects.h.