TianoCore EDK2 master
Loading...
Searching...
No Matches
AArch64Lib.c File Reference
#include <Base.h>
#include <Library/ArmLib.h>
#include <Library/DebugLib.h>
#include <AArch64/AArch64.h>
#include "AArch64Lib.h"
#include "ArmLibPrivate.h"

Go to the source code of this file.

Functions

BOOLEAN EFIAPI ArmHasGicSystemRegisters (VOID)
 
BOOLEAN EFIAPI ArmHasGicV5SystemRegisters (VOID)
 
BOOLEAN EFIAPI ArmHasCcidx (VOID)
 
BOOLEAN EFIAPI ArmHasVhe (VOID)
 
BOOLEAN EFIAPI ArmHasTrbe (VOID)
 
BOOLEAN EFIAPI ArmHasEte (VOID)
 
BOOLEAN EFIAPI ArmHas52BitTgran4 (VOID)
 

Detailed Description

Copyright (c) 2008 - 2009, Apple Inc. All rights reserved.
Portions copyright (c) 2011 - 2014, ARM Ltd. All rights reserved.
Copyright (c) 2021, NUVIA Inc. All rights reserved.

SPDX-License-Identifier: BSD-2-Clause-Patent

Definition in file AArch64Lib.c.

Function Documentation

◆ ArmHas52BitTgran4()

BOOLEAN EFIAPI ArmHas52BitTgran4 ( VOID  )

Checks whether the CPU supports 52-bit addressing with 4KiB translation granule size

Return values
TRUE52-bit addressing is implemented.
FALSE52-bit addressing is not implemented.

Definition at line 122 of file AArch64Lib.c.

◆ ArmHasCcidx()

BOOLEAN EFIAPI ArmHasCcidx ( VOID  )

Checks if CCIDX is implemented.

Return values
TRUECCIDX is implemented.
FALSECCIDX is not implemented.

Definition at line 57 of file AArch64Lib.c.

◆ ArmHasEte()

BOOLEAN EFIAPI ArmHasEte ( VOID  )

Checks whether the CPU implements the Embedded Trace Extension.

Return values
TRUEFEAT_ETE is implemented.
FALSEFEAT_ETE is not implemented.

Definition at line 105 of file AArch64Lib.c.

◆ ArmHasGicSystemRegisters()

BOOLEAN EFIAPI ArmHasGicSystemRegisters ( VOID  )

Check whether the CPU supports the GIC system register interface (any version)

Returns
Whether GIC System Register Interface is supported

Definition at line 29 of file AArch64Lib.c.

◆ ArmHasGicV5SystemRegisters()

BOOLEAN EFIAPI ArmHasGicV5SystemRegisters ( VOID  )

Check whether the CPU supports the GICv5 system register interface

Returns
Whether GICv5 System Register Interface is supported

Definition at line 43 of file AArch64Lib.c.

◆ ArmHasTrbe()

BOOLEAN EFIAPI ArmHasTrbe ( VOID  )

Checks whether the CPU implements the Trace Buffer Extension.

Return values
TRUEFEAT_TRBE is implemented.
FALSEFEAT_TRBE is not implemented.

Definition at line 90 of file AArch64Lib.c.

◆ ArmHasVhe()

BOOLEAN EFIAPI ArmHasVhe ( VOID  )

Checks whether the CPU implements the Virtualization Host Extensions.

Return values
TRUEFEAT_VHE is implemented.
FALSEFEAT_VHE is not implemented.

Definition at line 75 of file AArch64Lib.c.