TianoCore EDK2 master
GccInlinePriv.c File Reference

Go to the source code of this file.

Functions

VOID EFIAPI EnableInterrupts (VOID)
 
VOID EFIAPI DisableInterrupts (VOID)
 
UINT64 EFIAPI AsmReadMsr64 (IN UINT32 Index)
 
UINT64 EFIAPI AsmWriteMsr64 (IN UINT32 Index, IN UINT64 Value)
 
UINTN EFIAPI AsmReadCr0 (VOID)
 
UINTN EFIAPI AsmReadCr2 (VOID)
 
UINTN EFIAPI AsmReadCr3 (VOID)
 
UINTN EFIAPI AsmReadCr4 (VOID)
 
UINTN EFIAPI AsmWriteCr0 (UINTN Cr0)
 
UINTN EFIAPI AsmWriteCr2 (UINTN Cr2)
 
UINTN EFIAPI AsmWriteCr3 (UINTN Cr3)
 
UINTN EFIAPI AsmWriteCr4 (UINTN Cr4)
 
UINTN EFIAPI AsmReadDr0 (VOID)
 
UINTN EFIAPI AsmReadDr1 (VOID)
 
UINTN EFIAPI AsmReadDr2 (VOID)
 
UINTN EFIAPI AsmReadDr3 (VOID)
 
UINTN EFIAPI AsmReadDr4 (VOID)
 
UINTN EFIAPI AsmReadDr5 (VOID)
 
UINTN EFIAPI AsmReadDr6 (VOID)
 
UINTN EFIAPI AsmReadDr7 (VOID)
 
UINTN EFIAPI AsmWriteDr0 (UINTN Dr0)
 
UINTN EFIAPI AsmWriteDr1 (UINTN Dr1)
 
UINTN EFIAPI AsmWriteDr2 (UINTN Dr2)
 
UINTN EFIAPI AsmWriteDr3 (UINTN Dr3)
 
UINTN EFIAPI AsmWriteDr4 (UINTN Dr4)
 
UINTN EFIAPI AsmWriteDr5 (UINTN Dr5)
 
UINTN EFIAPI AsmWriteDr6 (UINTN Dr6)
 
UINTN EFIAPI AsmWriteDr7 (UINTN Dr7)
 
UINT16 EFIAPI AsmReadCs (VOID)
 
UINT16 EFIAPI AsmReadDs (VOID)
 
UINT16 EFIAPI AsmReadEs (VOID)
 
UINT16 EFIAPI AsmReadFs (VOID)
 
UINT16 EFIAPI AsmReadGs (VOID)
 
UINT16 EFIAPI AsmReadSs (VOID)
 
UINT16 EFIAPI AsmReadTr (VOID)
 
VOID EFIAPI InternalX86ReadGdtr (OUT IA32_DESCRIPTOR *Gdtr)
 
VOID EFIAPI InternalX86WriteGdtr (IN CONST IA32_DESCRIPTOR *Gdtr)
 
VOID EFIAPI InternalX86ReadIdtr (OUT IA32_DESCRIPTOR *Idtr)
 
VOID EFIAPI InternalX86WriteIdtr (IN CONST IA32_DESCRIPTOR *Idtr)
 
UINT16 EFIAPI AsmReadLdtr (VOID)
 
VOID EFIAPI AsmWriteLdtr (IN UINT16 Ldtr)
 
UINT64 EFIAPI AsmReadPmc (IN UINT32 Index)
 
VOID EFIAPI AsmWbinvd (VOID)
 
VOID EFIAPI AsmInvd (VOID)
 
VOID *EFIAPI AsmFlushCacheLine (IN VOID *LinearAddress)
 

Detailed Description

GCC inline implementation of BaseLib processor specific functions that use privlidged instructions.

Copyright (c) 2006 - 2021, Intel Corporation. All rights reserved.
Portions copyright (c) 2008 - 2009, Apple Inc. All rights reserved.
SPDX-License-Identifier: BSD-2-Clause-Patent

Definition in file GccInlinePriv.c.

Function Documentation

◆ AsmFlushCacheLine()

VOID *EFIAPI AsmFlushCacheLine ( IN VOID LinearAddress)

Flushes a cache line from all the instruction and data caches within the coherency domain of the CPU.

Flushed the cache line specified by LinearAddress, and returns LinearAddress. This function is only available on IA-32 and X64.

Parameters
LinearAddressThe address of the cache line to flush. If the CPU is in a physical addressing mode, then LinearAddress is a physical address. If the CPU is in a virtual addressing mode, then LinearAddress is a virtual address.
Returns
LinearAddress

Definition at line 1119 of file GccInlinePriv.c.

◆ AsmInvd()

VOID EFIAPI AsmInvd ( VOID  )

Executes a INVD instruction.

Executes a INVD instruction. This function is only available on IA-32 and X64.

Definition at line 1095 of file GccInlinePriv.c.

◆ AsmReadCr0()

UINTN EFIAPI AsmReadCr0 ( VOID  )

Reads the current value of the Control Register 0 (CR0).

Reads and returns the current value of CR0. This function is only available on IA-32 and X64. This returns a 32-bit value on IA-32 and a 64-bit value on X64.

Returns
The value of the Control Register 0 (CR0).

Definition at line 134 of file GccInlinePriv.c.

◆ AsmReadCr2()

UINTN EFIAPI AsmReadCr2 ( VOID  )

Reads the current value of the Control Register 2 (CR2).

Reads and returns the current value of CR2. This function is only available on IA-32 and X64. This returns a 32-bit value on IA-32 and a 64-bit value on X64.

Returns
The value of the Control Register 2 (CR2).

Definition at line 160 of file GccInlinePriv.c.

◆ AsmReadCr3()

UINTN EFIAPI AsmReadCr3 ( VOID  )

Reads the current value of the Control Register 3 (CR3).

Reads and returns the current value of CR3. This function is only available on IA-32 and X64. This returns a 32-bit value on IA-32 and a 64-bit value on X64.

Returns
The value of the Control Register 3 (CR3).

Definition at line 186 of file GccInlinePriv.c.

◆ AsmReadCr4()

UINTN EFIAPI AsmReadCr4 ( VOID  )

Reads the current value of the Control Register 4 (CR4).

Reads and returns the current value of CR4. This function is only available on IA-32 and X64. This returns a 32-bit value on IA-32 and a 64-bit value on X64.

Returns
The value of the Control Register 4 (CR4).

Definition at line 212 of file GccInlinePriv.c.

◆ AsmReadCs()

UINT16 EFIAPI AsmReadCs ( VOID  )

Reads the current value of Code Segment Register (CS).

Reads and returns the current value of CS. This function is only available on IA-32 and X64.

Returns
The current value of CS.

Definition at line 745 of file GccInlinePriv.c.

◆ AsmReadDr0()

UINTN EFIAPI AsmReadDr0 ( VOID  )

Reads the current value of Debug Register 0 (DR0).

Reads and returns the current value of DR0. This function is only available on IA-32 and X64. This returns a 32-bit value on IA-32 and a 64-bit value on X64.

Returns
The value of Debug Register 0 (DR0).

Definition at line 338 of file GccInlinePriv.c.

◆ AsmReadDr1()

UINTN EFIAPI AsmReadDr1 ( VOID  )

Reads the current value of Debug Register 1 (DR1).

Reads and returns the current value of DR1. This function is only available on IA-32 and X64. This returns a 32-bit value on IA-32 and a 64-bit value on X64.

Returns
The value of Debug Register 1 (DR1).

Definition at line 364 of file GccInlinePriv.c.

◆ AsmReadDr2()

UINTN EFIAPI AsmReadDr2 ( VOID  )

Reads the current value of Debug Register 2 (DR2).

Reads and returns the current value of DR2. This function is only available on IA-32 and X64. This returns a 32-bit value on IA-32 and a 64-bit value on X64.

Returns
The value of Debug Register 2 (DR2).

Definition at line 390 of file GccInlinePriv.c.

◆ AsmReadDr3()

UINTN EFIAPI AsmReadDr3 ( VOID  )

Reads the current value of Debug Register 3 (DR3).

Reads and returns the current value of DR3. This function is only available on IA-32 and X64. This returns a 32-bit value on IA-32 and a 64-bit value on X64.

Returns
The value of Debug Register 3 (DR3).

Definition at line 416 of file GccInlinePriv.c.

◆ AsmReadDr4()

UINTN EFIAPI AsmReadDr4 ( VOID  )

Reads the current value of Debug Register 4 (DR4).

Reads and returns the current value of DR4. This function is only available on IA-32 and X64. This returns a 32-bit value on IA-32 and a 64-bit value on X64.

Returns
The value of Debug Register 4 (DR4).

Definition at line 442 of file GccInlinePriv.c.

◆ AsmReadDr5()

UINTN EFIAPI AsmReadDr5 ( VOID  )

Reads the current value of Debug Register 5 (DR5).

Reads and returns the current value of DR5. This function is only available on IA-32 and X64. This returns a 32-bit value on IA-32 and a 64-bit value on X64.

Returns
The value of Debug Register 5 (DR5).

Definition at line 468 of file GccInlinePriv.c.

◆ AsmReadDr6()

UINTN EFIAPI AsmReadDr6 ( VOID  )

Reads the current value of Debug Register 6 (DR6).

Reads and returns the current value of DR6. This function is only available on IA-32 and X64. This returns a 32-bit value on IA-32 and a 64-bit value on X64.

Returns
The value of Debug Register 6 (DR6).

Definition at line 494 of file GccInlinePriv.c.

◆ AsmReadDr7()

UINTN EFIAPI AsmReadDr7 ( VOID  )

Reads the current value of Debug Register 7 (DR7).

Reads and returns the current value of DR7. This function is only available on IA-32 and X64. This returns a 32-bit value on IA-32 and a 64-bit value on X64.

Returns
The value of Debug Register 7 (DR7).

Definition at line 520 of file GccInlinePriv.c.

◆ AsmReadDs()

UINT16 EFIAPI AsmReadDs ( VOID  )

Reads the current value of Data Segment Register (DS).

Reads and returns the current value of DS. This function is only available on IA-32 and X64.

Returns
The current value of DS.

Definition at line 770 of file GccInlinePriv.c.

◆ AsmReadEs()

UINT16 EFIAPI AsmReadEs ( VOID  )

Reads the current value of Extra Segment Register (ES).

Reads and returns the current value of ES. This function is only available on IA-32 and X64.

Returns
The current value of ES.

Definition at line 795 of file GccInlinePriv.c.

◆ AsmReadFs()

UINT16 EFIAPI AsmReadFs ( VOID  )

Reads the current value of FS Data Segment Register (FS).

Reads and returns the current value of FS. This function is only available on IA-32 and X64.

Returns
The current value of FS.

Definition at line 820 of file GccInlinePriv.c.

◆ AsmReadGs()

UINT16 EFIAPI AsmReadGs ( VOID  )

Reads the current value of GS Data Segment Register (GS).

Reads and returns the current value of GS. This function is only available on IA-32 and X64.

Returns
The current value of GS.

Definition at line 845 of file GccInlinePriv.c.

◆ AsmReadLdtr()

UINT16 EFIAPI AsmReadLdtr ( VOID  )

Reads the current Local Descriptor Table Register(LDTR) selector.

Reads and returns the current 16-bit LDTR descriptor value. This function is only available on IA-32 and X64.

Returns
The current selector of LDT.

Definition at line 1006 of file GccInlinePriv.c.

◆ AsmReadMsr64()

UINT64 EFIAPI AsmReadMsr64 ( IN UINT32  Index)

Returns a 64-bit Machine Specific Register(MSR).

Reads and returns the 64-bit MSR specified by Index. No parameter checking is performed on Index, and some Index values may cause CPU exceptions. The caller must either guarantee that Index is valid, or the caller must set up exception handlers to catch the exceptions. This function is only available on IA-32 and X64.

Parameters
IndexThe 32-bit MSR index to read.
Returns
The value of the MSR identified by Index.

Definition at line 60 of file GccInlinePriv.c.

◆ AsmReadPmc()

UINT64 EFIAPI AsmReadPmc ( IN UINT32  Index)

Reads the current value of a Performance Counter (PMC).

Reads and returns the current value of performance counter specified by Index. This function is only available on IA-32 and X64.

Parameters
IndexThe 32-bit Performance Counter index to read.
Returns
The value of the PMC specified by Index.

Definition at line 1055 of file GccInlinePriv.c.

◆ AsmReadSs()

UINT16 EFIAPI AsmReadSs ( VOID  )

Reads the current value of Stack Segment Register (SS).

Reads and returns the current value of SS. This function is only available on IA-32 and X64.

Returns
The current value of SS.

Definition at line 870 of file GccInlinePriv.c.

◆ AsmReadTr()

UINT16 EFIAPI AsmReadTr ( VOID  )

Reads the current value of Task Register (TR).

Reads and returns the current value of TR. This function is only available on IA-32 and X64.

Returns
The current value of TR.

Definition at line 895 of file GccInlinePriv.c.

◆ AsmWbinvd()

VOID EFIAPI AsmWbinvd ( VOID  )

Executes a WBINVD instruction.

Executes a WBINVD instruction. This function is only available on IA-32 and X64.

Definition at line 1079 of file GccInlinePriv.c.

◆ AsmWriteCr0()

UINTN EFIAPI AsmWriteCr0 ( UINTN  Cr0)

Writes a value to Control Register 0 (CR0).

Writes and returns a new value to CR0. This function is only available on IA-32 and X64. This writes a 32-bit value on IA-32 and a 64-bit value on X64.

Parameters
Cr0The value to write to CR0.
Returns
The value written to CR0.

Definition at line 239 of file GccInlinePriv.c.

◆ AsmWriteCr2()

UINTN EFIAPI AsmWriteCr2 ( UINTN  Cr2)

Writes a value to Control Register 2 (CR2).

Writes and returns a new value to CR2. This function is only available on IA-32 and X64. This writes a 32-bit value on IA-32 and a 64-bit value on X64.

Parameters
Cr2The value to write to CR2.
Returns
The value written to CR2.

Definition at line 264 of file GccInlinePriv.c.

◆ AsmWriteCr3()

UINTN EFIAPI AsmWriteCr3 ( UINTN  Cr3)

Writes a value to Control Register 3 (CR3).

Writes and returns a new value to CR3. This function is only available on IA-32 and X64. This writes a 32-bit value on IA-32 and a 64-bit value on X64.

Parameters
Cr3The value to write to CR3.
Returns
The value written to CR3.

Definition at line 289 of file GccInlinePriv.c.

◆ AsmWriteCr4()

UINTN EFIAPI AsmWriteCr4 ( UINTN  Cr4)

Writes a value to Control Register 4 (CR4).

Writes and returns a new value to CR4. This function is only available on IA-32 and X64. This writes a 32-bit value on IA-32 and a 64-bit value on X64.

Parameters
Cr4The value to write to CR4.
Returns
The value written to CR4.

Definition at line 314 of file GccInlinePriv.c.

◆ AsmWriteDr0()

UINTN EFIAPI AsmWriteDr0 ( UINTN  Dr0)

Writes a value to Debug Register 0 (DR0).

Writes and returns a new value to DR0. This function is only available on IA-32 and X64. This writes a 32-bit value on IA-32 and a 64-bit value on X64.

Parameters
Dr0The value to write to Dr0.
Returns
The value written to Debug Register 0 (DR0).

Definition at line 547 of file GccInlinePriv.c.

◆ AsmWriteDr1()

UINTN EFIAPI AsmWriteDr1 ( UINTN  Dr1)

Writes a value to Debug Register 1 (DR1).

Writes and returns a new value to DR1. This function is only available on IA-32 and X64. This writes a 32-bit value on IA-32 and a 64-bit value on X64.

Parameters
Dr1The value to write to Dr1.
Returns
The value written to Debug Register 1 (DR1).

Definition at line 572 of file GccInlinePriv.c.

◆ AsmWriteDr2()

UINTN EFIAPI AsmWriteDr2 ( UINTN  Dr2)

Writes a value to Debug Register 2 (DR2).

Writes and returns a new value to DR2. This function is only available on IA-32 and X64. This writes a 32-bit value on IA-32 and a 64-bit value on X64.

Parameters
Dr2The value to write to Dr2.
Returns
The value written to Debug Register 2 (DR2).

Definition at line 597 of file GccInlinePriv.c.

◆ AsmWriteDr3()

UINTN EFIAPI AsmWriteDr3 ( UINTN  Dr3)

Writes a value to Debug Register 3 (DR3).

Writes and returns a new value to DR3. This function is only available on IA-32 and X64. This writes a 32-bit value on IA-32 and a 64-bit value on X64.

Parameters
Dr3The value to write to Dr3.
Returns
The value written to Debug Register 3 (DR3).

Definition at line 622 of file GccInlinePriv.c.

◆ AsmWriteDr4()

UINTN EFIAPI AsmWriteDr4 ( UINTN  Dr4)

Writes a value to Debug Register 4 (DR4).

Writes and returns a new value to DR4. This function is only available on IA-32 and X64. This writes a 32-bit value on IA-32 and a 64-bit value on X64.

Parameters
Dr4The value to write to Dr4.
Returns
The value written to Debug Register 4 (DR4).

Definition at line 647 of file GccInlinePriv.c.

◆ AsmWriteDr5()

UINTN EFIAPI AsmWriteDr5 ( UINTN  Dr5)

Writes a value to Debug Register 5 (DR5).

Writes and returns a new value to DR5. This function is only available on IA-32 and X64. This writes a 32-bit value on IA-32 and a 64-bit value on X64.

Parameters
Dr5The value to write to Dr5.
Returns
The value written to Debug Register 5 (DR5).

Definition at line 672 of file GccInlinePriv.c.

◆ AsmWriteDr6()

UINTN EFIAPI AsmWriteDr6 ( UINTN  Dr6)

Writes a value to Debug Register 6 (DR6).

Writes and returns a new value to DR6. This function is only available on IA-32 and X64. This writes a 32-bit value on IA-32 and a 64-bit value on X64.

Parameters
Dr6The value to write to Dr6.
Returns
The value written to Debug Register 6 (DR6).

Definition at line 697 of file GccInlinePriv.c.

◆ AsmWriteDr7()

UINTN EFIAPI AsmWriteDr7 ( UINTN  Dr7)

Writes a value to Debug Register 7 (DR7).

Writes and returns a new value to DR7. This function is only available on IA-32 and X64. This writes a 32-bit value on IA-32 and a 64-bit value on X64.

Parameters
Dr7The value to write to Dr7.
Returns
The value written to Debug Register 7 (DR7).

Definition at line 722 of file GccInlinePriv.c.

◆ AsmWriteLdtr()

VOID EFIAPI AsmWriteLdtr ( IN UINT16  Ldtr)

Writes the current Local Descriptor Table Register (GDTR) selector.

Writes and the current LDTR descriptor specified by Ldtr. This function is only available on IA-32 and X64.

Parameters
Ldtr16-bit LDTR selector value.

Definition at line 1031 of file GccInlinePriv.c.

◆ AsmWriteMsr64()

UINT64 EFIAPI AsmWriteMsr64 ( IN UINT32  Index,
IN UINT64  Value 
)

Writes a 64-bit value to a Machine Specific Register(MSR), and returns the value.

Writes the 64-bit value specified by Value to the MSR specified by Index. The 64-bit value written to the MSR is returned. No parameter checking is performed on Index or Value, and some of these may cause CPU exceptions. The caller must either guarantee that Index and Value are valid, or the caller must establish proper exception handlers. This function is only available on IA-32 and X64.

Parameters
IndexThe 32-bit MSR index to write.
ValueThe 64-bit value to write to the MSR.
Returns
Value

Definition at line 100 of file GccInlinePriv.c.

◆ DisableInterrupts()

VOID EFIAPI DisableInterrupts ( VOID  )

Disables CPU interrupts.

Disables CPU interrupts.

Definition at line 37 of file GccInlinePriv.c.

◆ EnableInterrupts()

VOID EFIAPI EnableInterrupts ( VOID  )

Enables CPU interrupts.

Enables CPU interrupts.

Definition at line 22 of file GccInlinePriv.c.

◆ InternalX86ReadGdtr()

VOID EFIAPI InternalX86ReadGdtr ( OUT IA32_DESCRIPTOR *  Gdtr)

Reads the current Global Descriptor Table Register(GDTR) descriptor.

Reads and returns the current GDTR descriptor and returns it in Gdtr. This function is only available on IA-32 and X64.

Parameters
GdtrThe pointer to a GDTR descriptor.

Definition at line 920 of file GccInlinePriv.c.

◆ InternalX86ReadIdtr()

VOID EFIAPI InternalX86ReadIdtr ( OUT IA32_DESCRIPTOR *  Idtr)

Reads the current Interrupt Descriptor Table Register(GDTR) descriptor.

Reads and returns the current IDTR descriptor and returns it in Idtr. This function is only available on IA-32 and X64.

Parameters
IdtrThe pointer to a IDTR descriptor.

Definition at line 963 of file GccInlinePriv.c.

◆ InternalX86WriteGdtr()

VOID EFIAPI InternalX86WriteGdtr ( IN CONST IA32_DESCRIPTOR *  Gdtr)

Writes the current Global Descriptor Table Register (GDTR) descriptor.

Writes and the current GDTR descriptor specified by Gdtr. This function is only available on IA-32 and X64.

Parameters
GdtrThe pointer to a GDTR descriptor.

Definition at line 941 of file GccInlinePriv.c.

◆ InternalX86WriteIdtr()

VOID EFIAPI InternalX86WriteIdtr ( IN CONST IA32_DESCRIPTOR *  Idtr)

Writes the current Interrupt Descriptor Table Register(GDTR) descriptor.

Writes the current IDTR descriptor and returns it in Idtr. This function is only available on IA-32 and X64.

Parameters
IdtrThe pointer to a IDTR descriptor.

Definition at line 984 of file GccInlinePriv.c.