TianoCore EDK2 master
Loading...
Searching...
No Matches
CLIDR_DATA Union Reference

#include <ArmPkg/Include/IndustryStandard/ArmCache.h>

Data Fields

struct {
   UINT32   Ctype1: 3
 Level 1 cache type. More...
 
   UINT32   Ctype2: 3
 Level 2 cache type. More...
 
   UINT32   Ctype3: 3
 Level 3 cache type. More...
 
   UINT32   Ctype4: 3
 Level 4 cache type. More...
 
   UINT32   Ctype5: 3
 Level 5 cache type. More...
 
   UINT32   Ctype6: 3
 Level 6 cache type. More...
 
   UINT32   Ctype7: 3
 Level 7 cache type. More...
 
   UINT32   LoUIS: 3
 Level of Unification Inner Shareable. More...
 
   UINT32   LoC: 3
 Level of Coherency. More...
 
   UINT32   LoUU: 3
 Level of Unification Uniprocessor. More...
 
   UINT32   Icb: 3
 Inner Cache Boundary. More...
 
Bits
 Bitfield definition of the register.
 
UINT32 Data
 The entire 32-bit value.
 

Detailed Description

Defines the structure of the CLIDR (Cache Level ID) register.

The lower 32 bits are the same for both AARCH32 and AARCH64 so we can use the same structure for both.

Definition at line 77 of file ArmCache.h.

Field Documentation

◆ Ctype1

UINT32 CLIDR_DATA::Ctype1

Level 1 cache type.

Definition at line 79 of file ArmCache.h.

◆ Ctype2

UINT32 CLIDR_DATA::Ctype2

Level 2 cache type.

Definition at line 80 of file ArmCache.h.

◆ Ctype3

UINT32 CLIDR_DATA::Ctype3

Level 3 cache type.

Definition at line 81 of file ArmCache.h.

◆ Ctype4

UINT32 CLIDR_DATA::Ctype4

Level 4 cache type.

Definition at line 82 of file ArmCache.h.

◆ Ctype5

UINT32 CLIDR_DATA::Ctype5

Level 5 cache type.

Definition at line 83 of file ArmCache.h.

◆ Ctype6

UINT32 CLIDR_DATA::Ctype6

Level 6 cache type.

Definition at line 84 of file ArmCache.h.

◆ Ctype7

UINT32 CLIDR_DATA::Ctype7

Level 7 cache type.

Definition at line 85 of file ArmCache.h.

◆ Data

UINT32 CLIDR_DATA::Data

The entire 32-bit value.

Definition at line 91 of file ArmCache.h.

◆ Icb

UINT32 CLIDR_DATA::Icb

Inner Cache Boundary.

Definition at line 89 of file ArmCache.h.

◆ LoC

UINT32 CLIDR_DATA::LoC

Level of Coherency.

Definition at line 87 of file ArmCache.h.

◆ LoUIS

UINT32 CLIDR_DATA::LoUIS

Level of Unification Inner Shareable.

Definition at line 86 of file ArmCache.h.

◆ LoUU

UINT32 CLIDR_DATA::LoUU

Level of Unification Uniprocessor.

Definition at line 88 of file ArmCache.h.


The documentation for this union was generated from the following file: