18#ifndef __BROADWELL_MSR_H__
19#define __BROADWELL_MSR_H__
32#define IS_BROADWELL_PROCESSOR(DisplayFamily, DisplayModel) \
33 (DisplayFamily == 0x06 && \
35 DisplayModel == 0x3D || \
36 DisplayModel == 0x47 || \
37 DisplayModel == 0x4F || \
38 DisplayModel == 0x56 \
61#define MSR_BROADWELL_IA32_PERF_GLOBAL_STATUS 0x0000038E
87 UINT32 Reserved1 : 28;
100 UINT32 Reserved2 : 20;
106 UINT32 Reserved3 : 5;
146#define MSR_BROADWELL_PKG_CST_CONFIG_CONTROL 0x000000E2
165 UINT32 Reserved1 : 6;
170 UINT32 Reserved2 : 4;
175 UINT32 Reserved3 : 9;
200 UINT32 Reserved4 : 1;
201 UINT32 Reserved5 : 32;
231#define MSR_BROADWELL_TURBO_RATIO_LIMIT 0x000001AD
271 UINT32 Reserved : 16;
299#define MSR_BROADWELL_MSRUNCORE_RATIO_LIMIT 0x00000620
314 UINT32 Reserved2 : 1;
320 UINT32 Reserved3 : 17;
321 UINT32 Reserved4 : 32;
349#define MSR_BROADWELL_PP0_ENERGY_STATUS 0x00000639
UINT32 CStateAutoDemotion